This patent resulted from a continuation application of U.S. patent application Ser. No. 08/567,090 now U.S. Pat. No. 5,926,739, which was filed on Dec. 4, 1995.
Number | Name | Date | Kind |
---|---|---|---|
3549411 | Bean et al. | Dec 1970 | |
3649884 | Haneta | Mar 1972 | |
3884698 | Kakihama et al. | May 1975 | |
4075367 | Gulett | Feb 1978 | |
4330569 | Gulett et al. | May 1982 | |
4439270 | Powell et al. | Mar 1984 | |
4446194 | Candelaria et al. | May 1984 | |
4485553 | Christian et al. | Dec 1984 | |
4499656 | Fabian et al. | Feb 1985 | |
4543707 | Ito et al. | Oct 1985 | |
4612629 | Harari | Sep 1986 | |
4695872 | Chatterjee | Sep 1987 | |
4732858 | Brewer et al. | Mar 1988 | |
4868632 | Hayashi et al. | Sep 1989 | |
4874716 | Rao | Oct 1989 | |
4996081 | Ellul et al. | Feb 1991 | |
5045345 | Singer | Sep 1991 | |
5045847 | Tarui et al. | Sep 1991 | |
5098865 | Machado et al. | Mar 1992 | |
5160998 | Itoh et al. | Nov 1992 | |
5178016 | Dauenhauer et al. | Jan 1993 | |
5219788 | Abernathey et al. | Jun 1993 | |
5304829 | Mori et al. | Apr 1994 | |
5306946 | Yamamoto | Apr 1994 | |
5442223 | Fujii | Aug 1995 | |
5489542 | Iwai et al. | Feb 1996 | |
5518946 | Kuroda | May 1996 | |
5523616 | Den | Jun 1996 | |
5554418 | Ito et al. | Sep 1996 | |
5587344 | Ishikawa | Dec 1996 | |
5756404 | Friedenreich et al. | May 1998 | |
5773325 | Teramoto | Jun 1998 | |
5795821 | Bacchetta et al. | Aug 1998 | |
5831321 | Nagayama | Nov 1998 | |
5834374 | Cabral, Jr. et al. | Nov 1998 | |
5882978 | Srinivasan et al. | Mar 1999 | |
5891793 | Gardner et al. | Apr 1999 | |
5904523 | Feldman et al. | May 1999 | |
5918147 | Filipiak et al. | Jun 1999 | |
5925494 | Horn | Jul 1999 | |
5926739 | Rolfson et al. | Jul 1999 | |
5985771 | Moore et al. | Nov 1999 |
Number | Date | Country |
---|---|---|
2129217 | May 1984 | GB |
2145243 | Mar 1985 | GB |
2170649 | Aug 1986 | GB |
62-137854 | Jun 1987 | JP |
64-86562 | Mar 1989 | JP |
403075158 | Mar 1991 | JP |
Entry |
---|
Wolf, S., “Silicon Processing for the VLSI Era”, vol. 1: Process Technology, Lattice Press 1986, pp. 191-193. |
Mayer, J. et al., “Electronic Materials Science: For Integrated Circuits in Si and GaAs”, Macmillan Pub. Co. 1990, pp. 269-274. |
Abstract: Kanicki, J. et al., “Intrinsic Stress in Silicon Nitride and Silicon Dioxide Films Prepared by Various Deposition Techniques”, 1988 IEEE Internatl. Sympos. on Elect. Insulation, Boston, MA (Jun. 5-8, 1988), 1 page. |
Chang, E. et al., “Passivation of GaAs FET's with PECVD Silicon Nitride Films of Different Stress States”, IEEE Transactions on Electron Devices, vol. 35, No. 9 (Sep. 1988), pp. 1412-1418. |
Kovac, Z. et al., “Silicon Nitride Overcoats for Thin Film Magnetic Recording Media”, IEEE Transactions on Magnetics, vol. 27, No. 6, (Nov. 1991), pp. 5070-5072. |
Stanley Wolf et al.; “Silicon Processing for the VLSI Era”; vol. 1, pp. 177-178. |
Stanley Wolf; “Silicon Processing for the VLSI Era”; vol. 2, pp. 37, 38, 598, 599. |
Number | Date | Country | |
---|---|---|---|
Parent | 08/567090 | Dec 1995 | US |
Child | 09/295642 | US |