Claims
- 1. A signal amplifier comprising:a first level detector for detecting a direct voltage level of a normal phase signal; a first adder for adding an inverse phase signal to a detection output of said first level detector; a second level detector for detecting a direct voltage level of said inverse phase signal; a second adder for adding said normal phase signal to a detection output of said second level detector; and a differential amplifier for differential-amplifying outputs of said first adder and said second adder, wherein said first level detector includes: a first peak detector for detecting the maximum value of said normal phase signal, a first bottom detector for detecting a relatively minimum value of said normal phase signal referenced from a detection level of said first peak detector, and a first voltage divider for dividing the voltages between detection outputs of said first peak detector and said first bottom detector; and wherein said second level detector includes: a second bottom detector for detecting the minimum value of said inverse phase signal, a second peak detector for detecting a relatively maximum value of said inverse phase signal referenced from a detection level of said second bottom detector, and a second voltage divider for dividing the voltages between detection outputs of said second bottom detector and said second peak detector.
- 2. The signal amplifier according to claim 1, wherein said second level detector includes a hold capacitor for detecting a bottom value, and one end of said capacitor is connected to the output port of said first level detector.
- 3. The signal amplifier according to claim 1 further comprising an offset adjustment circuit being connected to the output port of said first level detector.
- 4. A signal amplifier comprising:a level detector for detecting a direct voltage level of either a normal phase signal or an inverse phase signal; a first adder for adding either said inverse phase signal or said normal phase signal to a detection output of said level detector; a second adder for adding said normal phase signal to said inverse phase signal; and a differential amplifier for differential-amplifying outputs of said first adder and said second adder, wherein said level detector includes: a peak detector for detecting the maximum value of either said inverse phase signal or said normal phase signal, a first bottom detector for detecting a relatively minimum value of either said inverse phase signal or said normal phase signal referenced from a detection level of said peak detector, and a voltage divider for dividing the voltages between detection outputs of said peak detector and said first bottom detector.
- 5. The signal amplifier according to claim 4, wherein said level detector includes a hold capacitor for detecting a bottom value, and one end of said capacitor is connected to the output port of said level detector.
- 6. The signal amplifier according to claim 4, further comprising:an offset adjustment circuit being connected to the output port of said level detector.
- 7. A signal amplifier comprising:a first level detector for detecting a direct voltage level of a normal phase signal; a first adder for adding an inverse phase signal to a detection output of said first level detector; a second level detector for detecting a direct voltage level of said inverse phase signal; a second adder for adding said normal phase signal to a detection output of said second level detector; and a differential amplifier for differential-amplifying outputs of said first adder and said second adder, wherein said first level detector includes: a first peak detector for detecting the maximum value of said normal phase signal; a first voltage divider for dividing the voltages between an output of said first peak detector and said normal phase signal; and a first bottom detector for obtaining a relatively minimum value of a voltage division signal from said first voltage divider being referenced from the output of said first peak detector; and wherein the second level detector includes: a second bottom detector for detecting the minimum value of said inverse phase signal; a second voltage divider for dividing the voltages between an output of said second bottom detector and said normal phase signal; and a second peak detector for obtaining a relatively maximum value of the voltage division signal from said second voltage divider being referenced from the output of said second peak detector.
- 8. The signal amplifier according to claim 7 wherein said second level detector comprises a hold capacitor for detecting a bottom value, and one end of said capacitor is connected to the output port of said first level detector.
- 9. A signal amplifier comprising:a level detector for detecting a direct voltage level of either a normal phase signal or an inverse phase signal; a first adder for adding either said inverse phase signal or said normal phase signal to a detection output of said level detector; a second adder for adding said normal phase signal to said inverse phase signal; and a differential amplifier for differential-amplifying outputs of said first adder and said second adder, wherein said level detector includes: a bottom detector for detecting the minimum value of said inverse phase signal; a voltage divider for dividing the voltages between an output of said bottom detector and said normal phase signal; and a peak detector for obtaining a relatively maximum value of the voltage division signal from said voltage divider being referenced from the output of said peak detector.
- 10. A signal amplifier comprising:a first level detector for detecting a direct voltage level of a normal phase signal; a first adder for adding an inverse phase signal to a detection output of said first level detector; a second level detector for detecting a direct voltage level of said inverse phase signal; a second adder for adding said normal phase signal to a detection output of said second level detector; and a different amplifier for differential-amplifying outputs of said first adder and said second adder, wherein each of said first level detector and said second level detector includes: a peak detector for detecting the maximum value of an input signal; a bottom detector for detecting the minimum value of said input signal; and a voltage divider for dividing the voltages between the outputs of said peak detector and said bottom detector.
- 11. The signal amplifier according to claim 10, wherein said second level detector includes a hold capacitor for detecting a bottom value, and one end of said capacitor is connected to the output port of said first level detector.
- 12. A signal amplifier having a plurality of amplifiers configured with a multi-stage cascade connection, wherein an amplifier in at least one stage among said plurality of amplifier stages comprises:a first level detector for detecting a direct voltage level of a normal phase signal; a first adder for adding an inverse phase signal to a detection output of said first level detector; a second level detector for detecting a direct voltage level of said inverse phase signal; a second adder for adding said normal phase signal to a detection output of said second level detector; and a differential amplifier for differential-amplifying outputs of said first adder and said second adder, wherein said first level detector includes: a first peak detector for detecting the maximum value of said normal phase signal, a first bottom detector for detecting a relatively minimum value of said normal phase signal referenced from a detection level of said first peak detector, and a first voltage divider for dividing the voltages between detection outputs of said first peak detector and said first bottom detector; and wherein said second level detector includes: a second bottom detector for detecting the minimum value of said inverse phase signal, a second peak detector for detecting a relatively maximum value of said inverse phase signal referenced from a detection level of said second bottom detector, and a second voltage divider for dividing the voltages between detection outputs of said second bottom detector and said second peak detector.
- 13. The signal amplifier according to claim 12 wherein said differential amplifier comprises:an AGC amplifier; and a gain control circuit for feedforward-controlling the gain according to input amplitude.
- 14. The signal amplifier according to claim 12 further comprising:an offset adjustment circuit being connected to the output port of said first level detector.
- 15. A signal amplifier having a plurality of amplifiers configured with a multi-stage cascade connection, wherein an amplifier in at least one stage among said plurality of amplifier stages comprises:a level detector for detecting a direct voltage level of either a normal phase signal or an inverse phase signal; a first adder for adding either said inverse phase signal or said normal phase signal to a detection output of said level detector; a second adder for adding said normal phase signal to said inverse phase signal; and a differential amplifier for differential-amplifying outputs of said first adder and said second adder, wherein said level detector includes: a peak detector for detecting the maximum value of either of said inverse phase signal or said normal phase signal, a first bottom detector for detecting a relatively minimum value of either said inverse phase signal or said normal phase signal referenced from a detection level of said peak detector, and a voltage divider for dividing the voltages between detection outputs of said peak detector and said first bottom detector.
- 16. The signal amplifier according to claim 15, wherein said differential amplifier comprises:an AGC amplifier; and a gain control circuit for feedforward-controlling the gain according to input amplitude.
- 17. An optical signal receiver comprising:an optical signal detector; a pre-amplifier for converting a voltage signal having been converted by said optical signal detector to a corresponding voltage signal to amplify; and a signal amplifier to which a normal phase signal and an inverse phase signal being output from said pre-amplifier are input, wherein said signal amplifier includes: a first level detector for detecting a direct voltage level of a normal phase signal; a first adder for adding an inverse phase signal to a detection output of said first level detector; a second level detector for detecting a direct voltage level of said inverse phase signal; a second adder for adding said normal phase signal to a detection output of said second level detector; and a differential amplifier for differential-amplifying outputs of said first adder and said second adder, wherein said first level detector includes: a first peak detector for detecting the maximum value of said normal phase signal, a first bottom detector for detecting a relatively minimum value of said normal phase signal referenced from a detection level of said first peak detector, and a first voltage divider for dividing the voltages between detection outputs of said first peak detector and said first bottom detector; and wherein said second level detector includes: a second bottom detector for detecting the minimum value of said inverse phase signal, a second peak detector for detecting a relatively maximum value of said inverse phase signal referenced from a detection level of said second bottom detector, and a second voltage divider for dividing the voltage between detection outputs of said second bottom detector and said second peak detector.
- 18. An optical signal receiver comprising:a light receiving element; a pre-amplifier for converting a voltage signal having been converted by said light receiving element to a corresponding voltage signal to amplify; and a signal amplifier to which a normal phase signal and an inverse phase signal being output from said pre-amplifier are input, wherein said signal amplifier includes: a level detector for detecting a direct voltage level of either a normal phase signal or an inverse phase signal; a first adder for adding either said inverse phase signal or said normal phase signal to a detection output of said level detector; a second adder for adding said normal phase signal to said inverse phase signal; and a differential amplifier for differential-amplifying outputs of said first adder and said second adder, wherein said level detector includes: a peak detector for detecting the maximum value of either said inverse phase signal or said normal phase signal, a first bottom detector for detecting a relatively minimum value of either said inverse phase signal or said normal phase signal referenced from a detection level of said peak detector, and a voltage divider for dividing the voltages between detection outputs of said peak detector and said first bottom detector.
Parent Case Info
This application is a continuation of application Ser. No. PCT/JP99/07376 filed Dec. 27, 1999.
US Referenced Citations (6)
Number |
Name |
Date |
Kind |
5612810 |
Inami et al. |
Mar 1997 |
A |
5777507 |
Kaminishi et al. |
Jul 1998 |
A |
5892609 |
Saruwatari |
Apr 1999 |
A |
5923219 |
Ide et al. |
Jul 1999 |
A |
6018407 |
Hatakeyama et al. |
Jan 2000 |
A |
6151150 |
Kikuchi |
Nov 2000 |
A |
Foreign Referenced Citations (6)
Number |
Date |
Country |
0 735 707 |
Oct 1996 |
EP |
3-266577 |
Nov 1991 |
JP |
8-18429 |
Jan 1996 |
JP |
8-84160 |
Mar 1996 |
JP |
8-331064 |
Dec 1996 |
JP |
10-261940 |
Sep 1998 |
JP |
Continuations (1)
|
Number |
Date |
Country |
Parent |
PCT/JP99/07376 |
Dec 1999 |
US |
Child |
10/171559 |
|
US |