Claims
- 1. A signal driver circuit for driving an LCD panel, said circuit providing analog voltages to LCD panel columns, comprising:
- a plurality of data input lines, said plurality of data input lines comprising most signiticant data input lines and least significant data input lines, data on said data input lines digitally representing an analog voltage level to be applied to said LCD panel columns;
- a plurality of driver output lines for providing said analog voltages to said LCD panel, a plurality of said data input lines being associated with each said driver output line;
- a plurality of decoder cells connected to said plurality of data input lines, each of said decoder cells receiving data from a plurality of said data input lines, said decoder cells comprising:
- a plurality of most significant input transistors connected to said most significant data input lines, and
- a plurality of least significant input transistors connected to said least significant data input lines; and
- a plurality of switches connected to said plurality of decoder cells for switching one of said analog voltage levels to said driver output lines,
- wherein at least two of said plurality of decoder cells share said plurality of most significant input transistors.
- 2. The signal driver circuit of claim 1, wherein said most significant bit transistors and said least significant bit transistors of each of said decoder cells are connected in series.
- 3. The signal driver circuit of claim 1, wherein said plurality of data input lines comprise a plurality of noninverted data input lines and inverted data input lines.
- 4. A signal driver circuit for driving an LCD panel, comprising:
- a plurality of data input lines, said plurality of data input lines comprising most significant data input lines and least significant data input lines; and
- a plurality of decoder cells connected to said plurality of data input lines, said decoder cells comprising:
- a plurality of most significant input transistors connected to said most significant data input lines,
- a plurality of least significant input transistors connected to said least significant data input lines, and
- reset circuitry,
- wherein at least two of said plurality of decoder cells share said plurality of most significant input transistors.
- 5. The signal driver circuit of claim 4, wherein at least two of said decoder cells share at least a portion of said reset circuitry.
- 6. A signal driver circuit for driving an LCD panel, comprising:
- a plurality of data input lines, said plurality of data input lines comprising most significant data input lines and least significant data input lines; and
- a plurality of decoder cells connected to said plurality of data input lines, said decoder cells comprising:
- a plurality of most significant input transistors connected to said most significant data input lines,
- a plurality of least significant input transistors connected to said least significant data input lines, and
- a voltage level shifting circuit,
- wherein at least two of said plurality of decoder cells share said plurality of most significant input transistors.
- 7. A decoder cell within an LCD driver, comprising:
- a plurality of data input lines;
- a latch circuit connected to said data input lines; and
- a reset circuit connected to said latch circuit,
- wherein said latch circuit holds a decoded state of said decoder cell and said reset circuit resets said latch circuit, said latch circuit comprising a plurality of first transistors connected in series, the gates of said first transistors connected to said plurality of input lines.
- 8. The decoder cell of claim 7, said latch circuit further comprising:
- a plurality of second transistors, at least one of said second transistors connected in series with said first transistors and a gate of at least one of said second transistors connected to a node between said series of said first transistors and at least one of said second transistors.
- 9. The decoder cell of claim 7, comprising:
- a plurality of data input lines;
- a latch circuit connected to said data input lines; and
- a reset circuit connected to said latch circuit,
- wherein said latch circuit holds a decoded state of said decoder cell and said reset circuit resets said latch circuit, said latch circuit comprising,
- a plurality of first transistors connected in series, the gates of said first transistors connected to said plurality of input lines; and
- a plurality of second transistors, at least one of said second transistors connected in series with said first transistors and a gate of at least one of said second transistors connected to a node between said series of said first transistors and at least one of said second transistors,
- wherein said reset circuit comprising:
- a first reset transistor, the source and drain of said first reset transistor connected to the respective source and drain of one of said second transistors.
- 10. A decoder cell within an LCD driver comprising:
- a plurality of data input lines;
- latch circuit connected to said data input lines; and
- reset circuit connected to said latch circuit,
- wherein said latch circuit holds a decoded state of said decoder cell and said reset circuit resets said latch circuit, said latch circuit comprising,
- a plurality of first transistors connected in series, the gates of said first transistors connected to said plurality of input lines,
- a plurality of second transistors, at least one of said second transistors connected in series with said first transistors and a gate of at least one of said second transistors connected to a node between said series of said first transistors and at least one of said second transistors, and
- a third transistor, a gate of said third transistor connected to said node.
- 11. The decoder cell of claim 10 wherein said plurality of first transistors and said third transistor are the same conductivity type.
- 12. A decoder cell within an LCD driver comprising:
- plurality of data input lines;
- a latch circuit connected to said data input lines; and
- a reset circuit connected to said latch circuit,
- wherein said latch circuit holds a decoded state of said decoder cell and said reset circuit resets said latch circuit, said latch circuit comprising,
- a plurality of first transistors connected in series, the gates of said first transistors connected to said plurality of input lines; and
- a plurality of second transistors, at least one of said second transistors connected in series with said first transistors and a gate of at least one of said second transistors connected to a node between said series of said first transistors and at least one of said second transistors,
- wherein said reset circuit comprising:
- a first reset transistor, the source and drain of said first reset transistor connected to the respective source and drain of one of said second transistors; and
- a second reset transistor connected in series with said first plurality of transistors and one of said second transistors.
- 13. The decoder cell of claim 12, further comprising:
- a reset signal line connected to a gate of said first reset transistor and a gate of said second reset transistor.
- 14. A signal driver circuit for driving an LCD panel, comprising:
- a plurality of decoder cells each comprising,
- a plurality of data input lines;
- a latch circuit connected to said data input lines; and
- a reset circuit connected to said latch circuit,
- wherein said latch circuit holds a decoded state of said decoder cell and said reset circuit resets said latch circuit, said latch circuit comprising, a plurality of first transistors connected in series, the gates of said first transistors connected to said plurality of input lines,
- said plurality of first transistors comprising most significant bit transistors and least significant bit transistors,
- wherein at least two of said plurality of decoder cells share at least one most significant bit transistor.
- 15. The signal driver circuit of claim 14, each of said plurality of decoder cells having respective unshared least significant bit transistors.
- 16. The signal driver circuit of claim 15, further comprising:
- a plurality of second transistors, at least one of said second transistors connected in series with said first transistors and a gate of at least one of said second transistors connected to a node between said series of said first transistors and at least one of said second transistors;
- a first reset transistor, the source and drain of said first reset transistor connected to the respective source and drain of one of said second transistors; and
- a second reset transistor connected in series with said first plurality of transistors and one of said second transistors, at least two of said plurality of decoder cells sharing a common second reset transistor.
- 17. The signal driver of claim 16, said second reset transistor connected in series between at least two of said first plurality of transistors.
- 18. A decoder circuit within an LCD signal driver circuit for selecting a decode state corresponding to a voltage to be applied to an output of said signal driver circuit, comprising:
- a plurality of generally parallel data bus lines carrying a digital number representing a desired output voltage of said signal driver circuit and extending through said decoder circuit to at least one adjacent decoder circuit, said data bus lines comprising most significant bit data bus lines and least significant bit data bus lines;
- a plurality of most significant bit transistors having gates connected to said most significant bit data bus lines, said most significant bit transistors connected to a plurality least significant bit transistors for decoding at least two decode states; and
- an active area which said gates cross to form an abutting strand of said most significant bit transistors, said active area connected to a plurality of least significant bit transistors.
- 19. The circuit of claim 18, wherein said least significant bit data bus lines selectively cross said active area to form said least significant bit transistors.
- 20. The circuit of claim 19 further comprising:
- conductors connecting the source and drain of unneeded transistors formed by said least significant bit data bus lines.
- 21. The circuit of claim 19 wherein said most significant bit data bus lines are routed through said decoder circuit in a first conductor type and connected to said gates by a second conductor type.
Parent Case Info
This is a continuation-in-part application of patent application Ser. No. 08/138,366, filed Oct. 18, 1993, now U.S. Pat. No. 5,574,475.
A portion of the disclosure of this patent document contains material which is subject to mask work protection. The mask work owner has no objection to the facsimile reproduction by any one of the patent disclosure, as it appears in the Patent and Trademark Office patent files or records, but otherwise reserves all mask work rights whatsoever.
US Referenced Citations (14)
Foreign Referenced Citations (6)
Number |
Date |
Country |
0071911A2 |
Jul 1982 |
EPX |
0391655A2 |
Apr 1990 |
EPX |
0478386A2 |
Sep 1991 |
EPX |
0488516A2 |
Oct 1991 |
EPX |
0515191A2 |
May 1992 |
EPX |
0526713A2 |
Jun 1992 |
EPX |
Non-Patent Literature Citations (4)
Entry |
Bakoglu, "Circuits, Interconnections, and Packaging for VLSI," Interconnection Capacitance, Chapter 4, 156-169, 1990. |
Heller and Griffin, "Custom and Semi-Custom Design Techniques," Digest of Technical Papers, 16-17, 1984. |
S. Terazawa and H. Yamaguchi, "Driving Method for TFT/LCD Grayscale," IBM Technical Disclosure Bulletin, vol. 33 No. 6B, 384-385, Nov. 1990. |
"Development of a Low Voltage Source Driver for Large TFT-LCD System for Computer Applications", Conference Record of the 1991 International Display Research Conference, pp. 111-114 (Oct. 15, 1991). |
Continuation in Parts (1)
|
Number |
Date |
Country |
Parent |
138366 |
Oct 1993 |
|