Skew correction system eliminating phase ambiguity by using reference multiplication

Abstract

A system for generating a local clock signal, the system including: a skew correction circuit for receiving first and second periodic signals that have associated skews, wherein the skew correction circuit is configured to use the received first and second periodic signals to generate a third periodic signal that has a fixed skew between the skews of the first and second periodic signals; a phase detector with a first input that receives the third periodic signal from the skew correction circuit and a second input; a variable oscillator for generating an output signal having a frequency that is controlled by the phase detector; and a frequency divider for dividing the frequency of the oscillator's output signal, wherein the frequency-divided output signal is fed back to the second input of the phase detector, and wherein the local clock signal is derived from the oscillator's output signal.

Description

TECHNICAL FIELD

This invention relates to eliminating skew in optical and electrical signal distribution networks.

BACKGROUND OF THE INVENTION

Any conventional distribution network introduces skew (delay) due to finite signal propagation speed. For example, high frequency clock distribution in VLSI chips suffers from large delays produced mainly by charging/discharging parasitic line capacitances. These delays can be a substantial fraction of the clock period or even exceed it in severe cases. Even in the case of propagation at light speed, i.e. via on chip electrical transmission lines or silicon optical waveguides, the skew can easily accumulate to unacceptable levels for typical VLSI distances: approximately 12 ps for each mm. Likewise, in the case of transmission systems over multiple chips, PCBs, or subsystems, the skews can be extremely large.

The following considerations will focus on VLSI clock distribution, but similar arguments are valid for other cases of signal synchronization. In order to clock VLSI digital blocks that are spaced far apart with respect to each other, the relative skews must be first corrected, usually using Delay-Locked-Loop (DLL) of Phase-Locked-Loop (PLL) techniques. However, these brute force methods are becoming increasingly costly and power hungry with each new IC technology node, as the number of local clocking regions and the clock speed are increasing. Developing simpler and more efficient methods for skew elimination is highly desirable.

SUMMARY OF THE INVENTION

In general, in one aspect, the invention features a method of generating a local clock signal, the method including: introducing a first periodic signal with a period T_C into a first end of a signal transmission system for transmission over the signal transmission system from the first end to a second end; introducing a second periodic signal with a period T_C into the second end for transmission over the signal transmission system from the second end to the first end; at a preselected location along the signal transmission system, detecting the first and second periodic signals, wherein the detected first and second periodic signals have associated skews; and based on both the detected first and second periodic signals, generating a third periodic signal that has a fixed skew that is between the skews of the detected first and second periodic signals; generating a fourth periodic signal with a frequency of 1/T_R; dividing the frequency of the fourth periodic signal by 2^N to generate a fifth periodic signal, wherein N is a number that is greater than 1; phase locking the fifth periodic signal to the third periodic signal so that T_R=T_C; and deriving the local clock signal from the fourth periodic signal, wherein the local clock signal has a frequency that is greater than the first and second periodic signals.

Other embodiments of the invention include one or more of the following features. The local clock signal has a frequency that is substantially greater than the frequency of the first periodic signal. The signal transmission system is characterized by a signal traversal time of T_L, and wherein T_C≧T_L. The number N is an integer that is greater than 1. Deriving the local clock signal from the fourth periodic signal involves dividing the frequency of the fourth clock signal by 2^M, wherein M is a number that is greater than 1. The number M is less than N or alternatively, M is equal to N. The local clock signal has a frequency that is equal to (2^N)/T_C. The first and second periodic signals are pulse signals or, alternatively, the first and second periodic signals are sinusoidal signals. The first and second periodic signals are optical signals. The signal transmission system includes a first optical waveguide and a second optical waveguide both of which extend in parallel from the first end to the second end of the signal transmission system and wherein introducing a first periodic signal into the first end of the signal transmission system involves introducing the first periodic signal into the first end of the first optical waveguide, and wherein introducing the second periodic signal into the first end of the signal transmission system involves introducing the second periodic signal into the second end of the second optical waveguide.

In general, in another aspect, the invention features a system for generating a local clock signal, the system including: a skew correction circuit which has a first input for receiving a first periodic signal and a second input for receiving a second periodic signal, wherein the received first and second periodic signals have associated skews, wherein the skew correction circuit is configured to use both the received first and second periodic signals to generate a third periodic signal that has a fixed skew that is between the skews of the detected first and second periodic signals; a phase detector with a first input that receives the third periodic signal from the skew correction circuit and a second input; a variable oscillator for generating an output signal having a frequency that is controlled by the phase detector; and a frequency divider which divides the frequency of the oscillator's output signal to produce a frequency-divided output signal, wherein the frequency-divided output signal is fed back to the second input of the phase detector, and wherein the local clock signal is derived from the oscillator's output signal.

Other embodiments include one or more of the following features. The local clock signal is the oscillator's output signal. The oscillator is a voltage controlled oscillator. The first-mentioned frequency divider is configured to divide the frequency of the oscillator's output signal by 2^N, wherein N is a number that is greater than 1. The number N is an integer that is greater than 1. The system also includes a second frequency divider which divides the frequency of the oscillator's output signal to produce the local clock signal. The second frequency divider is configured to divide the frequency of the oscillator's output signal by 2^M, wherein M is a number that is greater than 1. The number M is less than or equal to N. The local clock signal has a frequency that is substantially greater than the frequency of the first periodic signal. The system further includes: a signal transmission system for carrying first and second clock signals that travel over the signal transmission system in opposite directions; and a detector system for detecting the first and second clock signals at a predetermined location along the transmission system, wherein the first periodic signal is derived from the detected first clock signal and the second periodic signal is derived from the detected second clock signal. The signal transmission system is characterized by a signal traversal time of T_L, wherein the frequency of the first and second clock signals is T_C, and wherein T_C≧T_L, The first-mentioned frequency divider is configured to divide the frequency of the oscillator's output signal by 2^N, wherein N is a number that is greater than 1 and wherein the local clock signal has a frequency that is equal to (2^N)/T_C. The first and second periodic signals are pulse signals or sinusoidal signals. The first and second periodic signals are optical signals. The signal transmission system includes a first optical waveguide and a second optical waveguide both of which extend in parallel from the first end to the second end of the signal transmission system and wherein the first optical waveguide is for carrying the first clock signal and the second optical waveguide is for carrying the second clock signal.

The details of one or more embodiments of the invention are set forth in the accompanying drawings and the description below. Other features, objects, and advantages of the invention will be apparent from the description and drawings, and from the claims.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a graph showing the progress of an optical pulse along an optical waveguide.

FIG. 2 is a graph showing the progress along an optical waveguide of two optical pulses, one introduced into a first waveguide at the near end and the other introduced into a second waveguide at the far end.

FIG. 3 shows the pulse train pattern of optical pulses that are detected at different locations along a pair of optical waveguides.

FIG. 4A is a block diagram of an average time extractor (ATE) circuit that uses two identical delay elements connected in series.

FIG. 4B shows the signals at various points in the ATE circuit of FIG. 4A.

FIG. 5 shows an ATE circuit that employs a tri-state charge pump.

FIGS. 6A-C are signal diagrams illustrating the operation of the ATE circuit which includes the tri-state charge pump.

FIG. 7 is a diagram of a circuit that implements the same truth table and the logic circuit used in the tri-state charge pump of FIG. 5.

FIG. 8 shows the pulse train pattern in a BOS single line embodiment.

FIG. 9 shows a two parallel waveguides that are joined at the far end.

FIG. 10 is a signal timing diagram that illustrates the source of the BOS reference time ambiguity.

FIG. 11 is a block diagram of a circuit for eliminating phase ambiguity.

FIG. 12 is a block diagram of an ATE circuit with a Phase-Locked Loop (PLL) generated output.

FIG. 13 shows the signal timing diagrams showing one stable operating state for the circuit of FIG. 12.

FIG. 14 shows the signal timing diagrams showing another stable operating state for the circuit of FIG. 12.

FIG. 15 is a block diagram of an ATE circuit with a Phase-Locked Loop (PLL) generated output and with gating circuitry that forces one stable operating point.

FIG. 16 is a block diagram of an ATE circuit that multiples the two clock signal to generate a phase-aligned local clock signal.

DETAILED DESCRIPTION

The Method of Bidirectional Signaling

The techniques discussed in greater detail below use bidirectional signaling as a way to deal with skew in distributed clock signals. In one of its most straightforward implementations, the method of bidirectional signaling uses two identical transmission networks running side by side, excited from opposite ends with the same clock signal. At each coordinate along the two networks, an observer detects two delayed versions of the transmitted signal traveling in opposite directions. The average skew of the two delayed signals is, however, independent of the position where the signals are detected, i.e., it is a constant value regardless of location. The constant average skew is the time taken by the two signal versions propagating in opposite directions to arrive at the point where they meet. In the case of uniform networks, this point is in the middle of the networks. As a consequence of this property of the average skew, any number of signals along the transmission network regenerated with the average skew will be automatically synchronized. This property also applies to non-uniform transmission networks.

The principle is more fully described in connection with FIGS. 1-3. FIG. 1 shows a single optical waveguide of length L. A light pulse that is introduced into the left end of the waveguide will propagate down the waveguide. For this example, it is assumed that the waveguide has uniform properties and so the pulse will travel along the waveguide with a constant velocity. Note that at time, T₁, the pulse will have traveled distance X and at time, T_L, it will have traveled a distance L, the full length of the waveguide. These times represent the skew of the optical clock signal. Obviously, the skew increases the further that the optical pulse must travel along the optical waveguide. De-skewing the signals detected at X and L relative to each other would require a delay element precisely matched to (L-X).

Now assume that there are two optical waveguides 10 and 12 constructed parallel to each other, both having the same properties and length L, as illustrated in FIG. 2. As before, a light pulse 14 introduced into the left side of optical waveguide 10 will propagate down the waveguide. Its progress down the waveguide is represented by line 16, which shows position along the horizontal axis as a function of time along the vertical axis. If an identical light pulse 18 is introduced into the opposite end of optical waveguide 12, it will propagate in the opposite direction. Its progress is represented by line 20. If it is assumed that optical waveguides 10 and 12 are identical and have uniform properties, pulse 14 and pulse 18 will arrive at the midpoints of their respective waveguides, i.e., location L/2, at precisely the same time, namely, T₀. Thus, both optical signals will have a skew of T₀ relative to their origins. If a detector is located in each waveguide at position X, which is closer to the beginning of optical waveguide 10 than to its end, then the two detectors will see the optical pulses in their respective waveguides arriving at different times. One detector will see pulse 14 arrive at time, T₁, and the other detector, which is also at the same location in the other waveguide, will see pulse 18 arrive at a later time, T₂. It will be the case, however, that the average skew for these two optical pulses will be equal to T₀, i.e., ½(T₁+T₂)=T₀. Moreover, this holds true for any location along the length of the waveguides. That is, the average skew is independent of the location X at which the two detectors are positioned. In addition, the average skew is proportional to the length, L, of the optical waveguides. Thus, by referencing T₀, it becomes possible to achieve zero-skew clock distribution along the waveguide.

This, of course, takes advantage of the fact that the clock signal is a periodic signal in which case the objective is to get the phases of all generated local clock signals (i.e., the clocks generated at various points along the optical waveguide for local circuitry) to be aligned with each other. In this case, we assume that a pulse is introduced into the waveguide every 2T₀ seconds. Thus, the times that are shown in FIG. 2 are referenced to the start of each new pulse. In practice, the clock with the average skew is generated at T₀ seconds after each successive pulse is introduced into waveguide. The resulting local clock signals will occur at T₀, 3T₀, 5T₀, 7T₀, etc.

FIG. 3 further illustrates what has just been described by showing the detection times of the two light pulses as a function of location along the waveguides. At position x=0, one optical detector will see the first pulse immediately and the other optical detector in the other waveguide will see the second pulse at a time 2T₀ later. At position x=L/4, the detector in one waveguide will see the first pulse at time T₀/2 and the detector in the other waveguide will see the second pulse at 3T₀/2. A short distance before the middle of the waveguide, e.g. at x=½L−Δ, the two pulses will be right next to each other in time. Then a short distance later, namely, at the midpoint x=L/2, the two pulses be detected at the same time, namely T₀. As one moves further down the length of the optical waveguides the same relationships exist between the detection of the two pulses except the order in which they are detected is reversed.

If the transmission networks are optical networks, the system is referred to as a Bidirectional Optical Signaling (BOS) system; and if the transmission networks are electrical networks, the system is referred to as a Bidirectional Electrical Signaling (BES) system. Both cases are generally referred we have Bidirectional Signaling Systems or BSS.

The method described above can be further generalized into a simple but powerful principle of signaling with a constant common-mode skew component.

Average Time Extraction Circuit

The described method of skew elimination using bidirectional signaling uses a circuit with two inputs and which can extract the average arrival time (average skew) of two signals that were applied on the two inputs. Typically, these signals are pairs of pulses, each pair consisting of an early pulse applied at one input and a late pulse applied at the other input. In the case of optical transmission, the early and late pulses are current signals, which are generated by optical detectors and which will typically be very short in duration.

Naturally, since the average arrival time between the early pulse and the late pulse is earlier than the arrival time of the late pulse, a system extracting this average time from a single pair of pulses would be non causal and therefore unrealizable. However, if trains of early and late pulses of the same period are transmitted, as is the case with clock signals, it is possible to design circuits to extract the average time between the early pulse train and the late pulse train. Such a circuit will be called an Average Time Extractor or ATE.

Average Time Extraction by Closed-Loop Pulse Width Control

Referring to FIG. 4, an embodiment of an ATE 40 contains: (a) module 40 to generate two internal pulse trains from the early and late input pulses; and (b) a module 44 which includes two identical variable delay elements connected in series. The first internal pulse train is called the reference pulse (RP) pulse train and the second internal pulse train is called the calibrated pulse (CP) pulse train. The RP pulses are generated such that their duty cycle is a measure of the skew between the early and late input pulse trains. ATE 40 also has a feedback control system 50, which automatically adjusts the total delay through the two delay elements until the CP pulses and the RP pulses have identical widths. When this condition is accomplished, the skew of the pulses at the output of the first variable delay element is the average time skew of the input early and late pulses. ATE circuit 40 automatically generates a clock pulse at the average time T₀. Thus, if such circuits are located at different positions along the waveguide they will all generate local clock signals having the same skew, namely, T₀.

The details of the structure and operation of this particular embodiment of the ATE are as follows. ATE 40 includes two optical detectors 52 and 54, each one for detecting the optical pulses in a corresponding different one of the two waveguides. It also includes two set-reset flip flops 46 and 48, each with a set line (S), a reset line (R), and an output (Q). The output signals of detectors 52 and 54, namely, IN1 and IN2, respectively, control the operation of S-R flip-flops 46 and 48. Detector signal IN1, indicating the arrival of the optical pulse in the first optical waveguide, drives the S input of both flip-flops 46 and 48; and detector signal IN2, indicating the arrival of the optical pulse in the second optical waveguide, drives the R input of flip-flop 46. Two identical variable delay elements 60 and 62, each introducing a variable delay of τ, are connected in series between the R and S inputs of flip-flop 48. Thus, the pulses of the IN1 signal that set flip-flop 48 will reset it after a delay of 2τ as it comes out of the other side of the two delay elements. The output signal for the circuit, namely, the skew corrected clock signal (OUT), is taken from the point at which the two delay elements 60 and 62 are connected to each other. This output signal is a copy of he IN1 pulse delayed by τ. During operation, flip-flop 46 outputs a train of reference pulses (RP) and flip-flop 48 outputs a train of calibrated pulses (CP). Both trains of pulses RP and CP have a period equal to the period of the clock signal sent over the optical waveguides. The duration of the pulses in the RP train of pulses is equal to the delay between the pulses of the IN1 signal and the subsequent pulses of the IN2 signal; whereas the duration of the pulses of the CP train of pulses is equal to the delay introduced by delay elements 60 and 62, namely, 2τ.

The delay elements may be implemented in any of a number of different well-known ways. For example, they could be implemented by CMOS inverters (or “current-starved inverters”) in which a current is used to drive a capacitance.

Feedback control system 50 of ATE 40 is implemented by an integrator 66, which has a positive input line 68 that is driven by CP sequence from the output of flip-flop 48, a negative input line 70 that is driven by RP sequence from the output of flip-flop 46, and it has an output that controls the delay of the two variable delay elements 60 and 62. When there is a positive signal on both input lines 68 and 70, the output of integrator 66 remains constant; when there is a positive signal on input line 68 and a zero signal on input line 70, the output of integrator 66 increases linearly as a function of time; and when there is a positive signal on input 70 and a zero signal on input line 68, the output of integrator 66 decreases linearly as a function of time. A simple way to implement feedback control system 50 is by using a precision charge pump that adds and subtracts charge from a capacitor proportionally to the widths of the pulses on RP and CP, respectively. So, the delay introduced by the variable delay elements will be proportional to the output signal from integrator 66.

In essence, the circuit sets the delay 2T so that it equals the amount of time that separates the pulses on the two optical waveguides. It works as follows. Assume that the outputs of both flop-flops 46 and 48 are zero and the output of integrator 66 is also zero (so the delay introduced by the variable delay elements is fixed at whatever value had been previously established). Upon receiving the first pulse of the IN1 signal, both flip-flops 46 and 48 change state, outputting high signals on their output lines. Since the inputs to integrator 66 at that point will continue to be equal, the output signal from integrator 66 remains fixed at whatever value existed previously (assume it is zero). Delay module will cause the pulse of the IN1 signal to arrive at the reset line of flip-flop 48 at a time that is 2τ later. If we assume that 2τ is less than the time between the two pulses on the two optical waveguides, the delayed IN1 pulse will cause flip-flop 48 to reset at a time 2τ after it was set and before the arrival of the next pulse of the IN2 signal. When output of flop-flop 48 is reset, the signal to the positive input line 68 of integrator 66 will drop to zero while the signal on negative input line 70 of integrator 66 will remain high.

Since the signal on the negative input line is still high, the output of integrator 66 will begin to decrease, thereby causing the magnitude of the delay 2τ to increase. Eventually, the next pulse of the IN2 pulse train will arrive and reset flip-flop 46, causing its output to also fall to zero. At that time, both inputs of integrator 66 will be zero thereby causing its output remain constant at whatever value was established before flip-flop 46 was reset.

As long as the later pulse of the IN2 pulse train arrives at a time that is greater than 2τ after the earlier pulse of the IN1 pulse train, the circuit will operate during each cycle to increase the value of 2τ until 2τ equals the delay between the two pulses of the IN1 and IN2 pulse trains. When 2τ reaches that value, both flip-flops 46 and 48 will be reset at precisely the same time and the output of integrator 66 will remain constant at whatever value is required to keep 2τ equal to the delay between the two pulse trains. At that point, delay module 44 outputs a version of the IN1 signal delayed by an amount equal to τ, which is exactly one half of the distance between the pulses of the IN1 and IN2 signals (i.e., the average of the times at which the two pulses are detected).

If we assume that 2τ is greater than the time separating the earlier pulse of the IN1 signal and the later pulse of the IN2 signal, the circuit works to decrease the value of 2τ until it again precisely equals the time separating the two pulse trains.

FIG. 5 shows an implementation of the above-mentioned integrator 66. It includes a tri-state charge pump (TSCP) 90 that charges/discharges a capacitor 92. Charge pump 90 is made up of: an XOR gate 94; two AND gates 96 and 98 connected in series between the output lines of flip-flops 46 and 48; and two current sources, namely UP current source 100 and DOWN current source 102, connected in series between a supply voltage line 104 and ground 106. Current sources 100 and 102 are connected together at another common node 110 to which capacitor 92 is also connected. The output line from flip-flop 48, which carries the CP pulse train, is connected to one input of XOR gate 94, the output line of flip-flop 46, which carries the RP pulse train, is connected to the other input of XOR gate 94, and the output of XOR gate 94 drives a common node 108. The output line of flip-flop 48 is also connected to one input of AND gate 96, the output line from flip-flop 46 is connected to one input of AND gate 98, and the other input of each AND gate 96 and 98 is connected together at common node 108. The output of AND gate 96 controls current source 100 and the output of AND gate 98 controls current source 102. The current supplied to capacitor 92 is equal to the sum of the currents supplied by the two current sources 100 and 102 to common node 110.

When the input signal to current source 100 is high, current source 100 sources a current I₀ into common node 110 and when the input signal to current source 100 is zero, it supplies no current to that node. Current source 102 operates in a similar manner, except that it functions to sink current out of common node 110.

The truth table for the arrangement of XOR gate 94 and two AND gates 102 and 104 is as follows:

	CP	RP	UP	DOWN
	0	0	0	0
	0	1	0	1
	1	0	1	0
	1	1	0	0

TSCP 90 operates as shown in FIGS. 6A-C. If the pulse of CP pulse train stays on longer than the corresponding pulse of the RP pulse train (see FIG. 6A), indicating that the total delay introduced by delay elements 60 and 62 is too long, then UP current source 100 pumps current I₀ into capacitor 92 until flop-flop 48 is reset. This serves to reduce the delay introduced by delay elements 60 and 62. This repeats each cycle until the total delay that is introduced by delay elements 60 and 62 is such that falling edges of the pulses of the CP and RP are aligned (see FIG. 6C). Conversely, if the pulse of RP pulse train stays on longer than the corresponding pulse of the CP pulse train (see FIG. 6B), indicating that the total delay introduced by delay elements 60 and 62 is too short, then DOWN current source 102 drains current I₀ out of capacitor 92 until flop-flop 48 is reset. This serves to increase the delay introduced by delay elements 60 and 62. And as before, the repeats each cycle until the total delay that is introduced by delay elements 60 and 62 is such that falling edges of the pulses of the CP and RP are again aligned.

There are other circuits that implement the same truth table. See for example the circuit of FIG. 7. In this circuit, an EXNOR gate 101 is used in place of XOR gate 94 and a combination of an inverter 103 with a NOR gate 105 is used in place of AND gates 90 and 98. The CP pulse train passes through one of the inverters 103 to drive an input of one of the NOR gates 105 and the RP pulse train passes through the other inverter 103 to drive an input of the other NOR gate 105. The output of EXNOR gate 101 and the other inputs of the two NOR gates 105 are connected at a common node.

The Single Line Implementation

It is not essential that two optical waveguides be used. The principles presented above also work if only a single waveguide is used and light pulses are introduced into opposite ends of that single waveguide. In that case, the pulses are indistinguishable with regard to which pulse came from which direction. The ATE circuit that was described above will treat the first detected pulse as a set pulse, the second detected pulse as a reset pulse, the third detected pulse as a set pulse, etc. However, it turns out that it does not matter whether the circuit can distinguish which pulse came from which end since the generated local clock will be either correct or 180° out of phase.

This can be appreciated by examining FIG. 8, which shows the pulses being detected at various locations, X_n, along the waveguide. In this example, an identical pulse is introduced into each end of the waveguide and to simplify the explanation it will be assumed that at any given time there are only two pulses on the line, one introduced into the near end of the waveguide (x=0) and the other introduced into the far end of the waveguide (x=L). As indicated, at location x=X₂, which is close to the near end of the waveguide, the detector will at time T₁ see the first pulse, which is the pulse that was introduced into the near end of the waveguide, and it will see at a much later time T₂ the second pulse, which is the pulse that was introduced into the far end. The average time for those two pulses will be aligned with T₀. At a later time, the next pulse that the ATE sees will be at T₃ (which equals 2T₀+T₀). This next pulse will be treated as the set pulse in the ATE circuit. Then, at T₄ (equal to 2T₀+T₂), it will see the fourth pulse, which will be the reset pulse. The average time for those two pulses will be aligned with 3T₀, so the generated local clock will have the same phase as the previously generated local clock.

As illustrated in FIG. 8 by the vertical dashed lines representing the average time between the two detected pulses, this will be true at any location along the waveguide. That is, the ATEs will generate local clocks all having the same skew (i.e., T₀).

Moreover, if the ATE selects the “wrong” pulse as the first pulse (i.e., the set pulse), this will only produce a phase error in the generated local clock of 180°. This can be seen as follows. Looking again at location X₂ assume that the ATE treats the pulse at T₂ as the set pulse. Then, the next detected pulse will be at time T₃, which is a pulse that was introduced into the near end of the waveguide. As noted above, T₃ equals 2T₀+T₁. Thus, the average time will be ½(T₂+T₃), which will be aligned with 2T₀. That is,½(T₂+T₃)=½(T₂+T₁+2T₀)=½(T₂+T₁)+T₀=2T₀ Thus, the resulting local clock will be 180° out of phase and this error can be easily corrected by simply shifting its phase 180°.

Another single line implementation is shown in FIG. 9. In this case, two parallel optical waveguides 250 and 252 are connected together at one end. Thus, the IN1 pulse train that is introduced into waveguide 250 and when it reaches the far end of that waveguide it comes back on waveguide 252, thereby becoming IN2. The far end can be connected by a curved portion of waveguide, as suggested by the figure, or by any mechanism that reflects the IN1 signal back into waveguide 252.

Reference Time Ambiguity

In a BOS where the maximum skew is less than one signal period, all ATE generated output signals will be phase-aligned. If the maximum skew exceeds one signal period, a phase difference of 180° (i.e., a sign reversal) between two ATE-generated signals may arise. If the optical waveguides for distributing the clock signal are sufficiently long so the time it takes for a pulse to traverse the entire length of the waveguide is much larger than the period of the clock signal, there will be multiple clock pulses on each line at any given time. This is illustrated in FIG. 10. In this example, the time it takes to traverse the entire length of the optical waveguide is assumed to be T_L and the period of clock signal is T_C, which is shorter than T_L. For the particular T_L and T_C selected in FIG. 10, there will be at least three clock pulses on each waveguide at any given time. As a consequence, there can be an error in the reference time extraction resulting from selecting the wrong second pulse. The source of the error is also illustrated in FIG. 10 and can be understood as follows.

The clock signal periodically introduces optical pulses into optical waveguide 10. Those pulses, which are illustrated by pulse (N−2) through pulse (N+2) on the left side of FIG. 10, are separated in time by the clock period, T_C. Assume that the time at which a pulse (N) is introduced into waveguide 10 is T=0. Then, the movement of pulse N along waveguide 10 is represented by line 200. It reaches location X₁ (which is a distance X₁ from the beginning of waveguide 10) at time T₁ and it reaches location X₂ at later time T₂.

Now assume a corresponding pulse, also identified in this drawing as a pulse (N), is introduced into the other end of waveguide 12 at the same time as pulse (N) is introduced into waveguide 10. That corresponding pulse travels along waveguide 12, as indicated by line 202 in the graph. Pulse (N) introduced into waveguide 12 reaches location X₂ at a time T₄ which is later than the time T₂ at which the corresponding pulse (N) on waveguide 10 reached that same location. An ATE circuit of the type previously described and located at X₂ generates a clock pulse that is aligned with T₀′, which is exactly half the distance between T₄ and T₂, i.e., T₀′=½(T₄−T₂). This is the correct reference time.

However, in this example, an ATE located at X₁ will not generate its clock pulse at the correct time. After that ATE detects pulse (N) in optical waveguide 10 at time T₁, the next pulse it detects in the other optical waveguide 12 will be pulse (N−1), not the corresponding pulse (N), and that will be at time T₃. This is because multiple pulses are present on each waveguide at any given time and because the time it takes for a pulse introduced into waveguide 12 to reach location X₁ is greater than T_C, the period of the clock signal. The ATE at location X₁ is not able to determine which pulse detected on waveguide 12 is the one that corresponds to pulse (N) that was detected on waveguide 10. It simply treats the next received pulse on waveguide 12 as the correct one and establishes the reference time accordingly. In this case, the reference time will be T₀″, which is ½(T₃−T₁). As can be clearly seen in the graph, T₀″ is different from T₀′.

If the ATE at location X₁ were able to ignore pulse (n−1) on waveguide 12 and instead detect next pulse on waveguide 12 as the late pulse, which would be pulse (N) arriving at time T₅, then the reference pulse would occur at ½(T₅−T₁) which equals T₀′.

In fact, the timing of the reference pulse that is generated by the ATE is related to the correct reference pulse as follows:T₀″=½(T₅−T_C−T₁)=½(T₅−T₁)−½T_C=T₀′−½T_C In other words, the reference pulse that is generated by the ATE is delayed by one half the period of the clock cycle.

By going through the analysis presented above, it should be easy to convince oneself that regardless of the location along the waveguides that the ATE's are located, the generated clock pulses will either be properly synchronized with the desired reference pulses for the system or will be out of phase with those pulses by 180°.

Reference Multiplication

One approach to eliminating the phase ambiguity is to simply not let the speed of the clock that is sent over the distribution network to go above the frequency at which phase ambiguity can occur. As mentioned above, if the period of the distributed clock is greater than the time it takes for the clock pulse to traverse the length of the optical waveguide, then only one outgoing clock pulse and one incoming clock pulse will be in the optical waveguide(s) at any given time. So, there will be no uncertainty regarding which outgoing pulse corresponds to which incoming pulse.

The circuit shown in FIG. 11 implements this principle. In essence, the circuit employs a lower frequency clock signal to distribute the synchronization information throughout the chip and then in each region on the chip, it generates a local clock signal that has the desired clock frequency. Thus, if the desired clock signal has a frequency of f_clock, instead of distributing a clock signal having that frequency, it reduces the frequency by a factor of 2^N and distributes that lower frequency signal as the clock signal. As indicated above, the factor 2^N is selected so that the period of the resulting clock signal is greater than the time it takes for the pulse to traverse the length of the optical waveguide.

The circuit includes an average time extractor (ATE) circuit 400, which is of one of the types previously described, and it includes a multiplying phase lock loop (PLL) and synthesizer circuit 402. PLL/synthesizer circuit 402 includes a phase detector circuit 404, voltage controlled oscillator (VCO) 406 that runs near the desired clock frequency f_clock, and a frequency divider circuit 408 that divides the frequency of the signal that it receives by 2^N. Phase detector 404 compares two input signals, namely, the output signal from ATE circuit 400 and the output signal from frequency divider circuit 408; and it generates an output signal that is a function of the phase difference between the two signals. This output signal from phase detector 404 controls VCO 406, causing it to generate a clock signal that produces a clock frequency at the output of frequency divider 408 that is equal to the frequency of and phase-locked to the output signal of ATE 400. As should be apparent, that will mean that the output signal from VCO 406 will have a frequency equal to f_clock and be phase-locked to the extracted clock signal from ATE 400. The output of VCO 406 is the local clock signal. Alternatively, the output of VCO can be passed to another frequency divider circuit 410 that divides the frequency of the VCO signal by 2^M, to produce the local clock signal where M in some integer value. This added frequency divider circuit produces a circuit that supports clock slow-down functionality.

Typically, the desired clock has a frequency that is 2^N times the frequency of the distributed clock signal, where N is an integer. However, the frequency of the local clock need not be restricted in that way; it can theoretically could be any multiple of the frequency of the distributed clock signal.

ATE with PLL-Generated Output

Another design for an ATE circuit is illustrated in FIG. 12. Like the previous described ATE circuits, it includes two flip-flops 612 and 614 and an integrator 616. But instead of using delay elements to generate the local clock signal, it uses a voltage controlled oscillator (VCO) 618, the frequency of which is controlled output of integrator 616. The early pulse, which is established by the IN1 pulse train, sets flip-flop 612, and the late pulse, which is established by the IN2 pulse train, resets flip-flop 614. VCO 618 generates a local clock signal which is fed back to the reset input of flip-flop 612 and the set input of flip-flop 614. The output of flip-flop 612, referred to as the early-clock pulse train (EC), drives the positive input of integrator 616 and the output of flip-flop 614, referred to as the clock-late pulse train (CL), drives the negative input of integrator 614. The rising edges of the local clock signal generated by VCO 618 determine the relative widths of the pulses in the two pulses trains EC and CL. The feedback system (including integrator 616 and a filter 620), which controls VCO 618, automatically adjusts the frequency of VCO 618 so that the EC pulses and the CL pulses have identical widths. When this condition is achieved, the skew of the output pulse train (i.e., the generated local clock signal) is the average of the skews of the input pulse trains IN1 and IN2. The details of operation are as follows.

Referring to FIGS. 12 and 13, the first pulse (IN1) on the set input line of flip-flop 112 produces an up-transition of a new pulse at its output (EC). After a certain period of time, the rising edge of the local clock signal generated by VCO 618 occurs. That resets flip-flop 612, thereby defining the end of the pulse that was generated at its output, and it sets flip-flop 614, thereby defining the beginning of the pulse that is generated at its output. The output of flip-flop 614 remains high until the next pulse of the IN2 pulse train occurs. At that point, the output of flip-flop 612 falls to zero defining the end of the pulse that was generated at its output and flip-flop 614 produces an up-transition of a new pulse on its output. When the late pulse of the IN2 signal arrives, it resets flip-flop 614 to zero to define the end of the pulse that was generated at its output. During the duration of the pulse that occurs at the output of flip-flop 612, when the output of flip-flop 614 is zero, integrator 616 begins increasing the voltage at its output at a constant rate by, in essence, sourcing a constant current into a storage capacitor for the duration of the pulse on the positive input of integrator 616. As soon as the rising edge of the local clock signal resets flip-flop 614 and sets flip-flop 614, integrator 616 begins decreasing the voltage at its output by, in essence, sinking the same fixed current output the capacitor. Without any filtering, the output of integrator 616 will be a sawtooth waveform. However, filter 620, which has a time constant that is substantially longer than the period of the clock signal, averages this sawtooth waveform to produce a voltage that is the average of the output of integrator 618. When the duration of the pulse in the EC pulse train is longer than the period of the pulse in the CL pulse train, the average value that is output by filter 620 increases thereby causing the frequency of the VCO to increase. This, in effect, decreases the duration of the pulses of the EC pulse train and increases the duration of the pulses in the CL pulse train. Similarly, when the duration of the pulse in the EC pulse train is shorter than the period of the pulse in the CL pulse train, the average value that is output by filter 620 decreases thereby causing the frequency of the VCO to decrease. This, in effect, increases the duration of the pulses of the EC pulse train and decreases the duration of the pulses in the CL pulse train. When the duration of the pulses of the two pulse trains EC and CL are equal, the output of filter 620 remains constant. In other words, the circuit functions to move the period of the generated local clock signal to equal the period of global clock signal and it aligns its phase with the midpoint between one pulse of IN1 and the next occurring pulse of IN2.

With regard to the circuit of FIG. 12, it is to be noted that in addition to the stable operating point that was just described, there is a second stable operating point. The second stable operating point is illustrated by the signal timing diagrams shown in FIG. 14. It is characterized by a generated local clock signal that is 180° out of phase with the local clock signal that is generated in the example illustrated by FIG. 13.

To see how this other operating point comes about assume again that the pulse on IN1 starts a new pulse of the EC pulse train as indicated in FIG. 14. This time, however, also assume that the next rising edge of the local clock signal does not occur until after the next pulse of the IN2 pulse sequence arrives. In that case, when the next rising edge of the clock signal occurs, it ends the pulse of the EC pulse train and begins a new pulse of the CL pulse train. This new pulse of the CL pulse sequence, however, will not end until the next reset pulse of the IN2 pulse train occurs, which is much later. In the meantime, a next pulse of he IN1 sequence will arrive to start a new pulse of the EC pulse train. For the rest of the time until the next pulse of the IN2 sequence arrives, the outputs of both flip-flops 612 and 614 will remain high. When the IN2 pulse arrives the pulse of the CL pulse train will end and soon thereafter, the rising edge of the local clock signal will arrive ending the pulse of the EC pulse train and starting a new pulse of the CL pulse train.

Integrator 616 looks at the difference of the signals at its two inputs. If the positive input is high while the negative input is low, the output of the integrator will rise; if the positive input is low while the negative input is high, the output of the integrator will fall; and if the positive input and the negative input are both high (or both low), the output of the integrator will remain constant.

The difference signal, i.e., EC-CL, appears as shown in FIG. 14. The circuit will adjust the period and phase of the local clock signal so that the rising edge of the locally generated clock signal will occur at the midpoint between a pulse of the IN2 sequence and the next occurring pulse of the IN1 sequence. It should be clear from the diagram for EC-CL when that occurs, the output of the integrator will remain constant and the circuit will be at a stable operating point.

To eliminate one of the stable states, the circuit shown in FIG. 15 is employed. In addition to the previously described circuitry, it also incorporates gating circuitry 628 which includes a set-reset flip-flop 630 and two AND gates 632 and 634. The IN1 pulse sequence drives set input of flip-flop 630 and the IN2 pulse sequence drives the reset input. The output of flip-flop 630 drives an input of each of AND gates 632 and 634. The EC pulse signal sequence drives the second input of AND gate 632 and the CL pulse signal sequence drives the second input of AND gate 634. The outputs of AND gates 632 and 634 drive corresponding inputs of integrator 616. In essence, gating circuitry 628 prevents the EC and EL signals from reaching integrator 616, except during a period that lies between an IN1 pulse and the next occurring IN2 pulse. For all other times, namely the period between an IN2 pulse and the next occurring IN1 pulse, neither pulse sequence to reach integrator 616. When the pulse of the IN1 sequence arrives, it sets flip-flop 630 thereby causing its output to go high. This, in turn, enables AND gates 632 and 634 to pass whatever signal appears on their other input. When the IN2 pulse arrives, it resets flip-flop 630 thereby causing its output to go low which, in turn, disables AND gates 632 and 634 and blocks the signals appearing on their other inputs to pass through to integrator 616. For the arrangement shown in FIG. 15, the only stable operating point is the one shown in FIG. 13.

The circuit can also include a switch 636 which reverses the inputs to flip-flop 630. When inputs are reversed, the pulses of the IN2 sequence serve to set flip-flop 630 and the pulses of the IN1 sequence serve to rest flip-flop 630. In that case, the stable operating point is the one shown in FIG. 14.

ATE by Multiplication:

Note that the skew correction principles described herein are not restricted to only using pulse sequences as the clock signals. The principles also apply to periodic signals in general. If the periodic signal is sinusoidal, a particularly simple implementation exists for generating local clock signals that are all phase aligned.

Assume any sequential linear transmission system and excite it at one end with a sinusoidal excitation. The linearity condition ensures that in steady state, all signals at all nodes in the system are sinusoidal, albeit with different magnitudes and phases (skews). Next consider a reference point (any point) in the system and define the phase at this point as the reference phase φ₀. The signal at this reference point is a₀ sin(ω₀t+φ₀), where a₀ is the magnitude and ω₀ is the frequency. Now consider two extra points in the system, one placed before the reference point and the other placed after the reference point. Furthermore, choose these two extra points such that their respective phases are at equal “electrical distance” (or equal “optical distance,” if using optical signals) from the reference phase. That is, the first point has a signal:a₁ sin(ω₀t+φ₀−Δφ) and the second point has a signal:a₂ sin(ω₀t+φ₀+Δφ).

Note that this is possible in any continuous transmission system even if it is non homogeneous. Also, note that no restrictions are placed on Δφ, which may be much larger than 2π.

Next, use a standard trigonometric identity to obtain:a₁ sin(ω₀t+φ₀−Δφ)×a₂ sin(ω₀t+φ₀+Δφ)=a₁a₂[cos(2Δφ)−cos(2ω₀t+2φ₀)]  (1)

In other words, the simple multiplication of the signals at the two points at equal electrical distance (length) from the reference point yields a DC term a₁a₂ cos(2Δφ) and a phase invariant term a₁a₂ cos(2ω₀t+2φ₀) at twice the transmitted signal frequency. The DC term can be easily eliminated in practice through AC coupling and the remaining a₁a₂ cos(2ω₀t+2φ₀) term provides a clock signal with a precise phase relationship to the reference phase.

A circuit that implements this principle is shown in FIG. 16. It includes a multiplier circuit 700 that takes as its two inputs the detected first clock signal on line 1 (i.e., IN1) at point X and the detected second clock signal on line 2 (i.e., IN2) also at point X. Relative to the midpoint of the waveguide, the detected first clock signal is shifted in phase by an amount −Δφ and the detected second lock signal is shifted in phase by an amount +Δφ. In other words, the two detected signal correspond to the signals discussed above, namely, a₁ sin(ω₀t+φ₀−Δφ) and a₂ sin(ω₀t+φ₀+Δφ). Thus, multiplier produces as its output the product of these two signals, which as noted above includes a DC term and a term having twice the frequency of the clock signals. The circuit also includes a high pass filter 702 (e.g. capacitor) that removes the DC term leaving the local clock signal with a phase of 2φ₀.

The phase of this local clock signal will be the same regardless of where point X is located along the waveguides. Thus, all points for which respective equally electrically-distant points exist with respect to the reference, can be synchronized by simple multiplication and DC removal operations. Also note that using multiplication results in a local clock signal for which there will be no phase ambiguity. And this implementation which uses sinusoidal signals has the further advantages that it is very simple to implement and it requires no feedback.

The clock signal distribution circuit may involve a combination of the BOS and a BES techniques. The BOS technique could be used to generate the local clock signals for the local regions, which might themselves be physically large areas in which the distributed electrical local clock signals exhibited significant skews. To address the skews within the large local regions, the BES techniques could be used. Thus, the resulting circuit would be a hybrid in which both techniques were used: BOS for large scale clock distribution and BES for local distribution.

It should be understood that the parallel optical waveguides could be of any configuration that would be appropriate for distributing the clock signal to all of the required local clocking regions. In other words, they could be two straight-line waveguides, spirally arranged waveguides, or they could be laid out in a serpentine configuration.

Other embodiments are within the following claims.

Claims

1. A method of generating a local clock signal, said method comprising: introducing a first periodic signal with a period TC into a first end of a signal transmission system for transmission over the signal transmission system from the first end to a second end; introducing a second periodic signal with a period TC into the second end for transmission over the signal transmission system from the second end to the first end; at a preselected location along the signal transmission system, detecting the first and second periodic signals, wherein the detected first and second periodic signals have associated skews; based on both the detected first and second periodic signals, generating a third periodic signal that has a fixed skew that is between the skews of the detected first and second periodic signals; generating a fourth periodic signal with a frequency of 1/TR; dividing the frequency of the fourth periodic signal by 2N to generate a fifth periodic signal, wherein N is a number that is greater than 1; phase locking the fifth periodic signal to the third periodic signal so that TR=TC; and deriving the local clock signal from the fourth periodic signal, wherein the local clock signal has a frequency that is greater than the first and second periodic signals.

2. The method of claim 1, wherein the local clock signal has a frequency that is substantially greater than the frequency of the first periodic signal.

3. The method of claim 1, wherein the signal transmission system is characterized by a signal traversal time of TL, and wherein TC≧TL.

4. The method of claim 1, wherein N is an integer that is greater than 1.

5. The method of claim 4, wherein deriving the local clock signal from the fourth periodic signal involves dividing the frequency of the fourth clock signal by 2M, wherein M is a number that is greater than 1.

6. The method of claim 5, wherein M is less than N.

7. The method of claim 5, wherein M is equal to N.

8. The method of claim 1, wherein the local clock signal has a frequency that is equal to (2N)/TC.

9. The method of claim 1, wherein the first and second periodic signals are pulse signals.

10. The method of claim 1, wherein the first and second periodic signals are sinusoidal signals.

11. The method of claim 1, wherein the first and second periodic signals are optical signals.

12. The method of claim 1, wherein the signal transmission system includes a first optical waveguide and a second optical waveguide both of which extend in parallel from the first end to the second end of the signal transmission system and wherein introducing a first periodic signal into the first end of the signal transmission system involves introducing the first periodic signal into the first end of the first optical waveguide, and wherein introducing the second periodic signal into the first end of the signal transmission system involves introducing the second periodic signal into the second end of the second optical waveguide.

13. A system for generating a local clock signal, said system comprising: a skew correction circuit which has a first input for receiving a first periodic signal and a second input for receiving a second periodic signal, wherein the received first and second periodic signals have associated skews, wherein the skew correction circuit is configured to use both the received first and second periodic signals to generate a third periodic signal that has a fixed skew that is between the skews of the first and second periodic signals; a phase detector with a first input that receives the third periodic signal from the skew correction circuit and a second input; a variable oscillator for generating an output signal having a frequency that is controlled by the phase detector; and a frequency divider which divides the frequency of the oscillator's output signal to produce a frequency-divided output signal, wherein the frequency-divided output signal is fed back to the second input of the phase detector, and wherein the local clock signal is derived from the oscillator's output signal.

14. The system of claim 13, wherein the local clock signal is the oscillator's output signal.

15. The system of claim 13, wherein the oscillator is a voltage controlled oscillator.

16. The system of claim 13, wherein the first-mentioned frequency divider is configured to divide the frequency of the oscillator's output signal by 2N, wherein N is a number that is greater than 1.

17. The method of claim 13, wherein N is an integer that is greater than 1.

18. The system of claim 16, further comprising a second frequency divider which divides the frequency of the oscillator's output signal to produce the local clock signal.

19. The system of claim 18, wherein the second frequency divider is configured to divide the frequency of the oscillator's output signal by 2M, wherein M is a number that is greater than 1.

20. The system of claim 19, wherein M is less than N.

21. The system of claim 19, wherein M is equal to N.

22. The system of claim 13, wherein the local clock signal has a frequency that is substantially greater than the frequency of the first periodic signal.

23. The system of claim 13, further comprising: a signal transmission system for carrying first and second clock signals that travel over the signal transmission system in opposite directions; and a detector system for detecting the first and second clock signals at a predetermined location along the transmission system, wherein the first periodic signal is derived from the detected first clock signal and the second periodic signal is derived from the detected second clock signal.

24. The system of claim 23, wherein the signal transmission system is characterized by a signal traversal time of TL, wherein the frequency of the first and second clock signals is TC, and wherein TC≧TL.

25. The system of claim 24, wherein the first-mentioned frequency divider is configured to divide the frequency of the oscillator's output signal by 2N, wherein N is a number that is greater than 1 and wherein the local clock signal has a frequency that is equal to (2N)/TC.

26. The system of claim 23, wherein the first and second periodic signals are pulse signals.

27. The system of claim 23, wherein the first and second periodic signals are sinusoidal signals.

28. The system of claim 23, wherein the first and second periodic signals are optical signals.

29. The system of claim 23, wherein the signal transmission system includes a first optical waveguide and a second optical waveguide both of which extend in parallel from the first end to the second end of the signal transmission system and wherein the first optical waveguide is for carrying the first clock signal and the second optical waveguide is for carrying the second clock signal.