This application is related to a provisional application entitled Stacked Cache Memory System and Method, filed Jul. 31, 1998, having a Ser. No. of 60/096,699, and an attorney docket number of TI-21664.
Number | Name | Date | Kind |
---|---|---|---|
4825413 | Tran | Apr 1989 | |
4862421 | Tran | Aug 1989 | |
4939693 | Tran | Jul 1990 | |
4961168 | Tran | Oct 1990 | |
4984196 | Tran et al. | Jan 1991 | |
4991141 | Tran | Feb 1991 | |
5091879 | Tran | Feb 1992 | |
5093806 | Tran | Mar 1992 | |
5291444 | Scott et al. | Mar 1994 | |
5550777 | Tran | Aug 1996 | |
5638317 | Tran | Jun 1997 | |
5724294 | Khieu | Mar 1998 | |
6061534 | Kumar et al. | Jan 2000 |
Entry |
---|
S. Narita, K. Ishibashi, S .Tachibana, K. Norisue, Y. Shimazaki, J. Nishimoto, K. Uchiyama, T. Nakazawa, K. Hirose, I. Kudoh, R. Izawa, S. Matsui, S. Yoshioka, M. Yamamoto, I. Kawasaki, "A low-power single-chip microprocessor with multiple page-size MMU for nomadic computing," 1995 Symposium on VLSI Circuits Digest of Technical Papers, pp. 59-60. |