Synopsis, Design Compiler Family Reference Manual, Version 3.3a, Mar. 1995, Table of Contents. |
Semiconductor Industry Association, SIA Technology Programs, ASIC/SOC Presentation, Sep. 17, 1999 by Dr. Juri Matisoo. |
Synopsis, Experiences Using Behavioral Synthesis on an ATM Traffic & Queue Management ASIC, www.synopsys.com/products/beh_syn/bc_nortel_wp.html. |
Synopsis, Behavioral and RTL Synthesis, 1998, www.synopsys.com/products/beh_syn/what_is.gif. |
Avant·, Single Pass RTL Design, 1999, ftp.interhdl.com/Avant!/SolutionsProducts/SinglePassRTLDesign/Index/. |
Synopsis, Synopsis Delivers Industry's First Register-Transfer-Level Optimization for Power Synthesis, Nov. 3, 1997, www.synopsys.com/news/announce/press/rtl_power_pr.html. |
ASIC Design, asic.heltech.com/asdcnts.htm. |
EDA Direct, XHDL, www.edadirect.comXHDL.htm. |
IEEE 1076.6 VHDL Synthesis Standard Passes Balloting, 1999, www/vhdl.org/vhdltimes/73-ieee.html. |
Modeling Layout Tools to Derive Forward Estimates of Area and Delay at the RTL Level, by Donald S. Gelosh, www.acm.org/todaes/V6N2/L146/abstract.html. |
Avant!, IC Packaging and System Products, 1999, www.interhdl.com/Avant!/SolutionsProducts/Category/Item/1,1299,6,00.html. |
Synopsys, Desktop Verilog, www.synopsys.com/services/education/desk_verilog_tr.html. |
Cadence Design Tools Tutorial, vlsi.wpi.edu/courses/ee390x/flow.html. |