Claims
- 1. A storage device comprising:a controller which carries out interface with a host system via a host bus, receives instructions from said host system and controls operations to be performed within said storage device; an address table which receives a logical address of data in a data write operation from said host system, via said host bus, and converts said logical address to a physical address; and a nonvolatile semiconductor flash memory coupled with said controller, wherein said nonvolatile semiconductor flash memory is electrically erasable and electrically programmable and is divided into a plurality of physical sectors identified by physical addresses, wherein said controller receives said physical address from said address table and writes said data in said data write operation from said host system via said host bus into one physical sector of said plurality of physical sectors, wherein said address table is comprised of a volatile memory, the logical address from said host system can be converted to the physical address of said nonvolatile semiconductor flash memory based on data stored in said address table of said volatile memory, wherein said data of said address table of said volatile memory is originated from an address information stored in said nonvolatile semiconductor flash memory by said controller at start of system operation, and then said controller accesses said nonvolatile semiconductor flash memory based upon said data of said address table of said volatile memory, and wherein said address table converts a logical address received in the write operation from said host system, via said host bus, to the physical address which is different from the physical address to which said address table converted a logical address, identical to the logical address to be presently converted, in a preceding write operation from said host system, via said host bus.
- 2. A storage device according to claim 1,wherein said nonvolatile semiconductor flash memory includes a plurality of erase blocks in connection with an electrical erase operation, and wherein a power supply is initiated at said start of system operation.
- 3. A storage device according to claim 2,wherein each erase block of said plurality of erase blocks is electrically programmable and is for storing a corresponding address information.
- 4. A storage device according to claim 3,wherein said controller is a one-chip microcomputer which includes a RAM core as said volatile memory for storing said data of said address table.
- 5. A storage device according to claim 2,wherein said controller is a one-chip microcomputer which includes a RAM core as said volatile memory for storing said data of said address table.
- 6. A storage device according to claim 1,wherein said nonvolatile semiconductor flash memory is a flash memory chip and includes a plurality of erase blocks in connection with an electrical erase operation.
- 7. A storage device according to claim 6,wherein each erase block of said plurality of erase blocks is electrically programmable and is for storing a corresponding address information.
- 8. A storage device according to claim 7,wherein said controller is a one-chip microcomputer which includes a RAM core as said volatile memory for storing said data of said address table.
- 9. A storage device according to claim 6,wherein said controller is a one-chip microcomputer which includes a RAM core as said volatile memory for storing said data of said address table.
- 10. A storage device according to claim 1,wherein each erase block of said plurality of erase blocks is electrically programmable and is for storing a corresponding address information.
- 11. A storage device according to claim 10,wherein said controller is a one-chip microcomputer which includes a RAM core as said volatile memory for storing said data of said address table.
- 12. A storage device according to claim 1,wherein said nonvolatile semiconductor flash memory is a flash memory chip including said plurality of erase blocks and a collective table area, provided from said plurality of erase blocks, for storing said address information.
- 13. A storage device according to claim 12,wherein said controller is a one-chip microcomputer which includes a RAM core as said volatile memory for storing said data of said address table.
- 14. A storage device according to claim 1,wherein said controller is a one-chip microcomputer which includes a RAM core as said volatile memory for storing said data of said address table.
Priority Claims (4)
Number |
Date |
Country |
Kind |
3-310848 |
Nov 1991 |
JP |
|
3-314297 |
Nov 1991 |
JP |
|
4-31756 |
Feb 1992 |
JP |
|
4-99891 |
Apr 1992 |
JP |
|
Parent Case Info
This application is a continuation of U.S. application Ser. No. 09/866,622, filed May 30, 2001; U.S. Pat. No. 6,347,051 which is a continuation of U.S. application Ser. No. 09/660,648, filed Sep. 12, 2000; U.S. Pat. No. 6,341,085 which was a continuation of U.S. application Ser. No. 08/782,344, filed Jan. 13, 1997, now U.S. Pat. No. 6,130,837; and which, in turn, was a continuation of U.S. application Ser. No. 07/981,438, filed Nov. 25, 1992, now U.S. Pat. No. 5,644,539; and the entire disclosures of which are incorporated herein by reference.
US Referenced Citations (45)
Foreign Referenced Citations (29)
Number |
Date |
Country |
2840305 |
Mar 1980 |
DE |
3200872 |
Jul 1983 |
DE |
0392895 |
Oct 1990 |
EP |
0492106 |
Jul 1992 |
EP |
0522780 |
Jan 1993 |
EP |
0569040 |
Nov 1993 |
EP |
0615193 |
Sep 1994 |
EP |
2251323 |
Jul 1992 |
GB |
2251324 |
Jul 1992 |
GB |
62-036799 |
Feb 1987 |
JP |
1-235075 |
Sep 1989 |
JP |
1251372 |
Oct 1989 |
JP |
1292455 |
Nov 1989 |
JP |
2-189790 |
Jul 1990 |
JP |
2-292798 |
Dec 1990 |
JP |
3-25798 |
Feb 1991 |
JP |
3-30034 |
Feb 1991 |
JP |
3127116 |
May 1991 |
JP |
3-283094 |
Dec 1991 |
JP |
4-123243 |
Apr 1992 |
JP |
4-243096 |
Aug 1992 |
JP |
5-27924 |
Feb 1993 |
JP |
5-027924 |
Feb 1993 |
JP |
5-028039 |
Feb 1993 |
JP |
5-204561 |
Aug 1993 |
JP |
5-241741 |
Sep 1993 |
JP |
4916149 |
Jun 1997 |
JP |
WO9218928 |
Oct 1992 |
WO |
WO9311491 |
Jun 1993 |
WO |
Non-Patent Literature Citations (4)
Entry |
Patent Abstracts of Japan, vol. 10, No. 30, Feb. 5, 1986. |
Computer Technology Review, “Flash Memory for Top Speeds in Mobile Computing”, vol. 12, No. 7, Jun. 1992, pp. 36-37. |
Communications of the Association for Computing Machinery, “Asymmetric Memory Hierarchies”, vol. 16, No. 4, Apr., 1973, pp. 213-222. |
Fujio Masuoka “256K bit EEPROM going as far as substituting with the ultraviolet rays erasing type EPROM—just providing erasing gates with the EPROM”, Nikkei Electronics, 1985, Jul. 29, No. 374, pp. 195-209; Nikkei-McGraw-Hill. |
Continuations (4)
|
Number |
Date |
Country |
Parent |
09/866622 |
May 2001 |
US |
Child |
10/046413 |
|
US |
Parent |
09/660648 |
Sep 2000 |
US |
Child |
09/866622 |
|
US |
Parent |
08/782344 |
Jan 1997 |
US |
Child |
09/660648 |
|
US |
Parent |
07/981438 |
Nov 1992 |
US |
Child |
08/782344 |
|
US |