Embodiments of the invention relate generally to devices for switching current, and more particularly to microelectromechanical switch structures.
A circuit breaker is an electrical device designed to protect electrical equipment from damage caused by faults in the circuit. Traditionally, many conventional circuit breakers include bulky (macro-)electromechanical switches. Unfortunately, these conventional circuit breakers are large in size may necessitate use of a large force to activate the switching mechanism. Additionally, the switches of these circuit breakers generally operate at relatively slow speeds. Furthermore, these circuit breakers can be complex to build and thus expensive to fabricate. In addition, when contacts of the switching mechanism in conventional circuit breakers are physically separated, an arc can sometimes form therebetween, which arc allows current to continue to flow through the switch until the current in the circuit ceases. Moreover, energy associated with the arc may seriously damage the contacts and/or present a burn hazard to personnel.
As an alternative to slow electromechanical switches, relatively fast solid-state switches have been employed in high speed switching applications. These solid-state switches switch between a conducting state and a non-conducting state through controlled application of a voltage or bias. However, since solid-state switches do not create a physical gap between contacts when they are switched into a non-conducting state, they experience leakage current when nominally non-conducting. Furthermore, solid-state switches operating in a conducting state experience a voltage drop due to internal resistances. Both the voltage drop and leakage current contribute to power dissipation and the generation of excess heat under normal operating circumstances, which may be detrimental to switch performance and life. Moreover, due at least in part to the inherent leakage current associated with solid-state switches, their use in circuit breaker applications is not possible.
Micro-electromechanical system (MEMS) based switching devices may provide a useful alternative to the macro-electromechanical switches and solid-state switches described above for certain current switching applications. MEMS-based switches tend to have a low resistance when set to conduct current, and low (or no) leakage when set to interrupt the flow of current therethrough. Further, MEMS-based switches are expected to exhibit faster response times than macro-electromechanical switches.
In one aspect, an apparatus, such as a switch module, is provided. The apparatus can include an electromechanical switch structure configured to move between an open configuration and a fully-closed configuration over a characteristic time (e.g., less than or equal to about 15 microseconds). When in the fully-closed configuration, the electromechanical switch structure can have a minimum characteristic resistance.
The electromechanical switch structure can include one or more contacts and one or more moveable elements, with each of the moveable elements being in maximum contact with at least one of the contacts when the electromechanical switch structure is disposed in the fully-closed configuration and each of the moveable elements being separated from the contacts when the electromechanical switch structure is disposed in the open configuration. The electromechanical switch structure can include, for example, a microelectromechanical switch. The electromechanical switch structure can also include an electrode configured to selectively receive a charge so as to establish a potential difference with the moveable element and thereby urge the moveable element over the characteristic time between a maximum contacting position, in which said moveable element makes maximum contact with the contact, and a non-contacting position, in which said moveable element is separated from the contact.
The electromechanical switch structure can include an array of electromechanical switches having a minimum characteristic effective array resistance when in the fully-closed configuration. The array can include at least two electromechanical switches connected in parallel and/or at least two electromechanical switches connected in series.
A commutation circuit can be connected in parallel with the electromechanical switch structure. The commutation circuit can include a balanced diode bridge configured to suppress arc formation between contacts of the electromechanical switch structure. The commutation circuit can also include a pulse circuit including a pulse capacitor configured to form a pulse signal for causing flow of a pulse current through the balanced diode bridge. The pulse signal can be generated in connection with a switching event of the electromechanical switch structure. The electromechanical switch structure and the balanced diode bridge can be disposed such that a total inductance associated with the commutation circuit is less than or equal to a product of the characteristic time and the minimum characteristic resistance.
In some embodiments, a second electromechanical switch structure can be included, the second electromechanical switch structure being configured to move between an open configuration and a fully-closed configuration over a second characteristic time. The second electromechanical switch structure can have a second minimum characteristic resistance when in the fully closed configuration. The (first) electromechanical switch structure can then be associated with a first characteristic time and a first minimum characteristic resistance. The first and second electromechanical switch structures can be configured to connect in parallel to a load circuit, with the commutation circuit connected in parallel with each of the first and second electromechanical switch structures. A first balanced diode bridge can be configured to suppress arc formation between contacts of the first electromechanical switch structure, and a second balanced diode bridge can be configured to suppress arc formation between contacts of the second electromechanical switch structure. The pulse circuit can include a pulse capacitor configured to form a pulse signal for causing flow of a pulse current through each of the first and second balanced diode bridges, the pulse signal being generated in connection with a switching event of the first and second electromechanical switch structures. The first and second electromechanical switch structures and the first and second balanced diode bridges can be disposed such that a total inductance associated with the pulse circuit and the first balanced diode bridge is less than or equal to a product of the first characteristic time and the first minimum characteristic resistance, while a total inductance associated with the pulse circuit and the second balanced diode bridge is less than or equal to a product of the second characteristic time and the second minimum characteristic resistance.
In another aspect, an apparatus, such as a switch module, is provided. The apparatus can include a first electromechanical switch structure configured to move between a fully-open configuration and a fully-closed configuration over a first characteristic time, and a second electromechanical switch structure configured to move between a fully-open configuration and a fully-closed configuration over a second characteristic time. The first electromechanical switch structure can have a first minimum characteristic resistance when in the fully closed configuration, and the second electromechanical switch structure can have a second minimum characteristic resistance when in the fully closed configuration. The second electromechanical switch structure can be configured to connect to a load circuit in parallel or in series with the first electromechanical structure.
A first commutation circuit can be connected in parallel with the first electromechanical switch structure. The first commutation circuit can include a first balanced diode bridge and a first pulse circuit. The first balanced diode bridge can be configured to suppress arc formation between contacts of the first electromechanical switch structure. The first pulse circuit can include a pulse capacitor configured to form a pulse signal for causing flow of a pulse current through the first balanced diode bridge, the pulse signal being generated in connection with a switching event of the first electromechanical switch structure.
A second commutation circuit can be connected in parallel with the second electromechanical switch structure. The second commutation circuit can include a second balanced diode bridge and a second pulse circuit. The second balanced diode bridge can be configured to suppress arc formation between contacts of the second electromechanical switch structure. The second pulse circuit can include a pulse capacitor configured to form a pulse signal for causing flow of a pulse current through the second balanced diode bridge, the pulse signal being generated in connection with a switching event of the second electromechanical switch structure.
The first electromechanical switch structure and the first balanced diode bridge can be disposed such that a total inductance associated with the first commutation circuit is less than or equal to a product of the first characteristic time and the first minimum characteristic resistance. The second electromechanical switch structure and the second balanced diode bridge can also be disposed such that a total inductance associated with the second commutation circuit is less than or equal to a product of the second characteristic time and the second minimum characteristic resistance.
In yet another aspect, a method is disclosed, the method including providing an apparatus including an electromechanical switch structure and a commutation circuit connected in parallel with the electromechanical switch structure. The electromechanical switch structure can be configured to move between an open configuration and a fully-closed configuration, having a minimum characteristic resistance when in the fully-closed configuration. The commutation circuit can include a balanced diode bridge configured to suppress arc formation between contacts of the electromechanical switch structure. A pulse circuit including a pulse capacitor can be configured to form a pulse signal for causing flow of a pulse current through the balanced diode bridge, the pulse signal being generated in connection with a switching event of the electromechanical switch structure. An electrostatic force can be applied to move the electromechanical switch structure into the fully-closed configuration. The electrostatic force can be varied so as to move the electromechanical switch structure over a characteristic time from the fully-closed configuration to the open configuration, wherein the characteristic time is greater than a total inductance associated with said commutation circuit divided by the minimum characteristic resistance.
These and other features, aspects, and advantages of the present invention will become better understood when the following detailed description is read with reference to the accompanying drawings in which like characters represent like parts throughout the drawings, wherein:
Example embodiments of the present invention are described below in detail with reference to the accompanying drawings, where the same reference numerals denote the same parts throughout the drawings. Some of these embodiments may address the above and other needs.
Referring to
Referring to
It is noted that while the electromechanical switch structure referenced above was described in terms of a solitary switch 102 having a single moveable element, the electromechanical switch structure may include an array of electromechanical switches connected in parallel, in series, or both, where each switch of the array includes a moveable element that is associated with a common or individual contacts. As such, references throughout to “a switch” (e.g., MEMS switch 102) should be understood to refer to either a single switch or a switch array.
Referring to
The MEMS switch 102 may include an electrode 116, which electrode may be in electrical communication with a gate voltage source 118. The gate voltage source 118 may provide a gate voltage VG to the electrode, thereby supplying charge to the electrode. As the electrode 116 is charged, a potential difference is established between the electrode and the beam 110, and an electrostatic actuating force FA can act to pull the beam towards the electrode (and also towards, and ultimately into contact with, the contact 112).
The gate voltage VG may vary from zero at a time t0 to a value of VG1 at a time t1. The electrostatic actuating force FA can vary (although not necessarily linearly) with the gate voltage VG. As the gate voltage VG (and electrostatic actuating force FA) increases, the actuating force causes the beam 110 to move toward the contact 112, and eventually (at time t1 in
The gate voltage VG may continue to increase to a maximum value of VGMAX at a time t2. As the gate voltage VG increases, the actuation force FA will also increase, urging the beam 110 into more extensive contact with the contact 112. Correspondingly, the characteristic switch resistance RS will decrease over the time from t1 to t2 from RSMAX to a minimum value of RSMIN. The minimum value of the characteristic switch resistance RS for the switch 102 is indicative of the fully-closed configuration of the switch, with other configurations of the switch (e.g., the configuration of
As mentioned above, when the switch 102 is in the fully-closed configuration, the beam 110 makes maximum contact with the contact 112. It is noted that the term “maximum contact,” in this case, refers to the greatest amount of contact that is actually made between the beam and contact, and not the greatest possible amount of contact between those two structures. It may often be true that the beam 110 and contact 112 can be brought into greater contact by increasing the gate voltage VG applied to the electrode 116. In embodiments where the switch 102 includes an array of switches, the fully-closed configuration refers to the situation in which all of the switches in the array are closed to the maximum extent, while the partially-closed configuration is indicative of the situation in which at least one switch of the switch array is not fully-closed. For example, the switch array can include one or more contacts and one or more moveable elements, with each of the moveable elements being in maximum contact with at least one associated contact when the overall electromechanical switch structure is disposed in the fully-closed configuration and each of the moveable elements being separated from an associated contact when the electromechanical switch structure is disposed in the open configuration.
During a switching event (i.e., a movement of the switch 102 from a non-conducting state to a conducting state or vice versa), the gate voltage VG may be varied over a switching event time TTOT that is equal to t2-t0. However, the switch 102 may be configured to move from an open configuration (a configuration in which the beam 110 and the contact 112 are separated just enough to substantially preclude electrical communication therebetween) to the fully-closed configuration over a characteristic time TC that is equal to t2-t1. For switching events in which the switch 102 is being opened, the gate voltage VG would be decreased instead of increased. In the case where the switch 102 includes a switch array, the characteristic time TC may refer to the time between when the first switch of the array just closes and when all of the switches of the array are closed to the maximum extent. In embodiments where the electromechanical switch structure includes an array of electromechanical switches, the “characteristic time” associated with the switch array is the time required to move from a configuration of the switches in which a minimum effective array resistance is realized to a configuration in which the effective array resistance is infinite (e.g., for two switches in parallel, the longer of the opening times associated with each of the switches, for two switches in series, the shorter of the opening times).
Referring again to
A voltage snubber circuit 136 may be coupled in parallel with the switch 102 and configured to limit voltage overshoot during fast contact separation. In certain embodiments, the snubber circuit 136 may include a snubber capacitor (not shown) coupled in series with a snubber resistor (not shown). The snubber capacitor may facilitate improvement in transient voltage sharing during the sequencing of the opening of the switch 102. Furthermore, the snubber resistor may suppress any pulse of current generated by the snubber capacitor during closing operation of the switch 102. In certain other embodiments, the voltage snubber circuit 136 may include a metal oxide varistor (MOV) (not shown).
The first MEMS switch 102 may be coupled in parallel across midpoints 138, 140 of the balanced diode bridge 122. A first midpoint 138 may be located between the first and second diodes 128, 130, and a second midpoint 140 may be located between the third and fourth diodes 132, 134.
The commutation circuit 120 can also include a pulse circuit 142 coupled in operative association with the balanced diode bridge 122. The pulse circuit 142 may be configured to detect a switch condition and initiate a switching event (an opening or closing of the switch 102 responsive to the switch condition. As used herein, the term “switch condition” refers to a condition that triggers changing a present operating state of the switch 102. A switch condition may occur in response to a number of actions including but not limited to a circuit fault or switch ON/OFF request.
The pulse circuit 142 may include a pulse switch 144 and a pulse capacitor 146 coupled together in series, the pulse capacitor having a capacitance CPULSE. The pulse circuit 142 may also include a first diode 148 coupled in series with the pulse switch 144, and the pulse circuit may be characterized by a pulse inductance LPULSE. The pulse capacitor 146 can be configured to form a pulse signal for inducing a pulse current IPULSE through the balanced diode bridge 122. The pulse signal could be generated, for example, in connection with a switching event of the switch 102. The pulse inductance LPULSE, the diode 148, the pulse switch 144, and the pulse capacitor 146 may be coupled in series to form a first branch of the pulse circuit 142, where the components of the first branch may be configured to facilitate pulse current shaping and timing.
Referring to FIGS. 2 and 7-10, as discussed further below, in operation, the balanced diode bridge 122 can be configured to suppress arc formation between contacts (e.g., the beam 110 and the contact 112) of the switch 102. In some embodiments, this may enable the MEMS switch 102 to be rapidly switched (e.g., on the order of picoseconds or nanoseconds) from a closed state to an open state while carrying a current (albeit at a near-zero voltage).
Moreover, for discussion of this example operation, it may be assumed that the characteristic resistance RSMIN associated with the MEMS switch 102 in the fully-closed configuration is sufficiently small such that the voltage produced by the load current through the resistance of MEMS switch has only a negligible effect on the near-zero voltage difference between the mid-points 138, 140 of the diode bridge 122 when pulsed. For example, the characteristic resistance RSMIN associated with the fully-closed MEMS switch 102 may be assumed to be sufficiently small so as to produce a voltage drop of less than a few millivolts due to the maximum anticipated load current.
It may be noted that in this initial condition of the switch module 100, the pulse switch 144 is in a first open state. Additionally, there is no current in the pulse circuit 142 (i.e., IPULSE=0). Also, in the pulse circuit 142, the capacitor 146 may be pre-charged to a voltage VPULSE, where VPULSE is a voltage that can produce a half sinusoid of pulse current having a peak magnitude significantly greater (e.g., twice) the anticipated load current IL during the transfer interval of the load current. It may be noted that CPULSE and LPULSE may be selected so as to induce resonance in the pulse circuit 142.
The pulse circuit 142 may be configured to detect the switch condition to facilitate switching the present fully-closed configuration of the switch 102 to an open configuration. In one embodiment, the switch condition may be a fault condition generated due to a voltage level or load current in the load circuit 104 exceeding a predetermined threshold level. However, as will be appreciated, the switch condition may also include monitoring a ramp voltage to achieve a given system-dependent ON time for the MEMS switch 102.
In one embodiment, the pulse switch 144 may generate a sinusoidal pulse responsive to receiving a trigger signal as a result of a detected switching condition. The triggering of the pulse switch 144 may initiate a resonant sinusoidal pulse current IPULSE in the pulse circuit 142. The current direction of the pulse current IPULSE may be represented by reference numerals 150 and 152. Furthermore, the current direction and relative magnitude of the pulse current IPULSE through the first diode 128 and the second diode 130 of the first branch 124 of the balanced diode bridge 122 may be represented by current vectors 154 and 156, respectively. Similarly, current vectors 158 and 160 are representative of a current direction and relative magnitude of the pulse circuit current through the third diode 132 and the fourth diode 134, respectively.
The value of the peak sinusoidal bridge pulse current may be determined by the initial voltage on the pulse capacitor 146, the value CPULSE of the pulse capacitor, and the inductance value LPULSE of the pulse circuit 142. The values for CPULSE and LPULSE also determine the pulse width of the half sinusoid of pulse current ‘PULSE. The bridge current pulse width may be adjusted to meet the system load current turn-off requirement predicated upon the rate of change of the load current IL and the desired peak let-through current during a load fault condition. The pulse switch 144 may be configured to be in a conducting state prior to opening the MEMS switch 102.
It may be noted that triggering of the pulse switch 144 may include controlling a timing of the pulse current IPULSE through the balanced diode bridge 122 to facilitate creating a lower impedance path as compared to the impedance of a path through the contacts (e.g., the beam 110 and the contact 112) of the MEMS switch 102 during a switching event. In addition, the pulse switch 144 may be triggered such that a desired voltage drop is presented across the contacts of the MEMS switch 102.
In one embodiment, the pulse switch 144 may be a solid-state switch that may be configured to have switching speeds in the range of nanoseconds to microseconds, for example. The switching speed of the pulse switch 144 should be relatively fast compared to the anticipated rise time of the load current in a fault condition. The current rating of the MEMS switch 102 is dependent on the rate of rise of the load current IL, which in turn is dependent on the inductance LL and the supply voltage VL in the load circuit 104 as previously noted. The MEMS switch 102 may be appropriately rated to handle a larger load current IL if the load current IL may rise rapidly compared to the speed capability of the pulse circuit 142.
The pulse current IPULSE can increase from a value of zero and divide equally between the first and second branches 124, 126 of the balanced diode bridge 122. In accordance with one embodiment, the difference in voltage drops across the branches 124, 126 of the balanced diode bridge 122 may be designed to be negligible, as previously described. Further, as previously described, the diode bridge 122 can be balanced such that the voltage drop across the first and second branches 124, 126 of the diode bridge 122 are substantially equal. Moreover, as the resistance of the MEMS switch 102 in a present fully-closed state is relatively low, there is a relatively small voltage drop across the MEMS switch. However, if the voltage drop across the MEMS switch 102 happened to be larger (e.g., due to an inherent design of the MEMS switch), the balancing of the diode bridge 122 may be affected as the diode bridge is operatively coupled in parallel with the MEMS switch. If the resistance of the MEMS switch 102 causes a significant voltage drop across the MEMS switch, then the diode bridge 122 may accommodate the resulting imbalance by increasing the magnitude of the peak bridge pulse current.
Referring now to
Once the amplitude of the pulse current IPULSE becomes greater than the amplitude of the load circuit current IL (e.g., due to the resonant action of the pulse circuit 142), a gate voltage can be applied to the MEMS switch 102 to switch the present operating state of the MEMS switch from the fully-closed and conducting state to an increasing resistance condition in which the MEMS switch starts to open and turn off (e.g., where the beam 110 still contacts the contact 112 but contact pressure between the two is diminishing due the switch opening process). This causes the characteristic switch resistance to increase, which in turn causes the load current IL to start to divert from the MEMS switch 102 into the commutation circuit 120.
In this present condition, the balanced diode bridge 122 presents a path of relatively low impedance to the load current IL as compared to a path through the MEMS switch 102, which is now associated with an increasing characteristic resistance. It may be noted that this diversion of load current IL through the MEMS switch 102 is an extremely fast process compared to the rate of change of the load circuit current IL. As previously noted, it may be desirable that the inductances L1 and L2 respectively associated with the connections 162, 164 between the MEMS switch 102 and the balanced diode bridge 122 are small in order to avoid inhibition of the fast current diversion.
As the process of current transfer from the MEMS switch 102 to the commutation circuit 120 continues, the current in each of the first diode 128 and the fourth diode 134 increases, while, simultaneously, the current in each of the second diode 130 and the third diode 132 is diminished. The transfer process is completed when the contacts (e.g., the beam 110 and the contact 112) of the MEMS switch 102 are separated to form a physical gap therebetween and all of the load current IL is carried by the first diode 128 and the fourth diode 134.
Consequent to the load current IL being diverted from the MEMS switch 102 to the diode bridge 122 in direction 166, an imbalance forms across the first and second branches 124, 126 of the diode bridge. Furthermore, as the pulse current IPULSE decays, voltage across the pulse capacitor 146 continues to reverse (e.g., acting as a “back electromotive force”) which causes the eventual reduction of the load circuit current IL to zero. The second diode 130 and the third diode 132 in the diode bridge 122 may then become reverse biased, which results in load current IL being directed through the pulse circuit 142, with the load current IL now interacting with the series resonant circuit characterized by the pulse inductance LPULSE and the capacitance CPULSE of the pulse capacitor 146.
Turning now to
Additionally, a voltage difference from the contact 112 to the beam 110 of the MEMS switch 102 may now rise to a maximum of approximately twice the voltage VL at a rate determined by the net resonant circuit which includes the pulse inductance LPULSE, the capacitance CPULSE of the pulse capacitor 146, the load inductance LL, and damping due to the load resistance RL. Moreover, the pulse current IPULSE, which is now equal to the load circuit current IL, may resonantly decrease to a zero value and to maintain the zero value due to the reverse blocking action of the diode bridge 122 and the pulse circuit diode 168. The voltage across the pulse capacitor 146 has at this point reversed resonantly to a negative peak, which negative peak value will be maintained until the pulse capacitor is recharged.
The diode bridge 122 may be configured to maintain a near-zero voltage across the contacts 110, 112 of the MEMS switch 102 until the contacts separate to open the MEMS switch, thereby preventing damage by suppressing any arc that would tend to form between the contacts of the MEMS switch during opening. Additionally, the contacts 110, 112 of the MEMS switch 102 approach the opened state at a much reduced current through the MEMS switch. Also, any stored energy in the load inductance LL, (including inductances in the load circuit 104 and the power source 108) may be transferred to the pulse capacitor 146 and may be absorbed via voltage dissipation circuitry (not shown). The voltage snubber circuit 136 may be configured to limit voltage overshoot during the fast contact separation due to inductive energy remaining in the interface between the bridge 122 and the MEMS switch 102. Furthermore, the rate of increase of reapply voltage across the contacts 110, 112 of the MEMS switch 102 during opening may be controlled via use of the snubber circuit 136.
As mentioned above, embodiments of switch modules can employ electromechanical switches individually or as part of a switch array. For example, referring to
Referring again to
In order to maintain the total inductance LCOM less than or equal to the product RSMIN. TC, the minimum characteristic switch resistance RSMIN and/or the characteristic time TC over which the switch 102 is opened can be increased. However, increasing the minimum characteristic switch resistance RSMIN may lead to increased energy losses in the switch module 100. Increasing the characteristic time TC over which the switch 102 is opened can result in more current being passed through the switch before opening, which may be unacceptable where the switch module is intended to divert fault current before it can reach a level sufficient to cause damage to a load. As such, in some embodiments, the switch 102 may be configured to move between open and fully-closed configurations over a characteristic time TC that is less than or equal to about 15 microseconds. For applications that allow for controlling the opening time for the switch 102, it may be desirable in some embodiments to control the opening of the switch so as to generate a constant voltage during current commutation into the bridge 122, at a voltage level that is just below what can be tolerated (i.e., LCOM=RSMIN·TC). It is noted that a higher voltage may result in damage to the switch 102, and a lower voltage may unnecessarily require more time.
With the above limitations in mind, it may be desirable to maintain the inductance LCOM associated with the commutation circuit 142 at a level less than or equal to the product RSMIN·TC by physically disposing the components of the commutation circuit (e.g., the diode bridge 122, the connections 162, 164, and the pulse circuit 142) so as to limit the area enclosed within the commutation circuit. For example, the MEMS switch 102 and the balanced diode bridge 122 may be packaged so as to be closely spaced to facilitate minimization of parasitic inductance caused by the balanced diode bridge and, in particular, the connections 162, 164 to the MEMS switch. In one embodiment, the MEMS switch 102 may be integrated with the balanced diode bridge 122, for example, in a single package or the same die. The inherent inductance between the MEMS switch 102 and the balanced diode bridge 122 may in this way produce a di/dt voltage less than a few percent of the voltage across the contacts 110, 112 of the MEMS switch when carrying a transfer of the load current to the diode bridge during turn-off switching event.
Referring to
The electromechanical switch structures 502a-f can be configured to connect to a load circuit 504 in parallel with one another (e.g., see switch structures 502a and 502d in
Each electromechanical switch structure 502a-f can be connected in parallel with a respective commutation circuit 520a-f. Each of the commutation circuits 520a-f can include a balanced diode bridge 522a-f configured to suppress arc formation between contacts of a respective one of the electromechanical switch structures 502a-f. Each of the commutation circuits 520a-f can also include a respective pulse circuit 542a-f configured to generate a pulse signal in connection with a switching event to cause pulse current to flow through the associated balanced diode bridge 522a-f. Each electromechanical switch structure 502a-f and associated balanced diode bridge 522a-f can be respectively disposed relative to one another such that, for each combination of electromechanical switch structure 502a-f and related commutation circuit 520a-f (e.g., switch 502a and commutation circuit 520a being one related combination, switch 502b and commutation circuit 520b being another related combination, etc.), a total inductance associated with the commutation circuit is less than or equal to a product of the characteristic time associated with the related switch and the minimum characteristic resistance of the related switch. In some embodiments, a voltage grading network (not shown) may also be included in the switch module 500.
Each switch/bridge/pulse circuit combination may operate independently of the others, with each pulse circuit being sized according to the acceptable voltage and current levels for the switch being respectively protected. By placing the diode bridges 522a-f (and associated diodes) as physically close as possible to the switches 502a-f, the stray inductance of the commutation loop may be reduced. Further, by providing a dedicated commutation circuit 520a-f for each electromechanical switch 502a-f (or set of electromechanical switches in the case where the electromechanical switch structure includes an array of switches), each switch/switch array may be protected from potentially damaging voltage surges. If each combination of a switch/switch array and its associated commutation circuit is considered a discrete module element, the switch module 500 can then be constructed by assembling module elements in varying configurations, with each element being configured so as to conform to the design rule that the inductance of the commutation circuit is less than or equal to the product of the minimum switch resistance and the characteristic opening time of the switch.
The switch module 500 includes a plurality of commutation circuits 520a-f. In some embodiments, it may be desirable to reduce the overall complexity of the switch module, for example, by consolidating some of the commutation circuits. Specifically, referring to
Each electromechanical switch structure 602a-f can be connected in parallel with a respective balanced diode bridge 622a-f. Further, for switches configured to be connected in parallel to an external load circuit (e.g., switch structures 602a and 602d, switch structures 602b and 602e, and switch structures 602c and 602f in
Each electromechanical switch structure 602a-f and associated balanced diode bridge 622a-f can be respectively disposed relative to one another such that, for each combination of electromechanical switch structure 602a-f and related balanced diode bridge 622a-f and pulse circuit 642a-c (e.g., switch 602a, balanced diode bridge 622a, and pulse circuit 642a being one related combination; switch 602b, balanced diode bridge 622b, and pulse circuit 642b being another related combination; switch 602d, balanced diode bridge 622d, and pulse circuit 642a being yet another related combination, etc.), a total inductance associated with the pulse circuit/balanced diode bridge combination is less than or equal to a product of the characteristic time and the minimum characteristic resistance for the related switch.
Again, in some embodiments, it may be desirable to connect each diode bridge 622a-f so as to be physically disposed as close as possible to the respectively associated switches 602a-f in order to minimize the resulting stray inductance. Further, operation of a single pulse circuit 642a-c applies a pulse of current to all of the diode bridges that are connected thereto (e.g., in the embodiment depicted in
Referring to
Referring to
The snubber circuit 136 is ignored for the purposes of the equivalent circuit 700. While the switch 102 is opening, the voltage across the switch is limited to the melt voltage of the switch (on the order of 0.5 to 1.0 V). The snubber circuit 136 must therefore induce a change of voltage no greater than the melt voltage. This factor limits the allowable capacitance associated with the snubber circuit to around 20 nanofarads, and with a switch opening time around 8 microseconds, the current flowing through the snubber circuit 136 during a switching event of the switch 102 is expected to be less than 0.2% of the total load current. Therefore, the snubber circuit 136 has practically no effect on the transient voltage across the switch 102 until after the switch is open, and the snubber circuit 136 can be ignored during the commutation process.
The transient behavior of the circuit in
Equation (1) can be rewritten as:
Equation (2) has a closed form solution, even with arbitrary functions of time for both the array switch resistance and the load current, given by:
Assuming that the diode resistance RD is so small as to be negligible (RD=0), the load current is approximately constant during the switching event (IL(t)=IL), and the opening of the switch 102 is spread evenly over a characteristic time TC, such that the switch resistance RS(t) is given by:
Direct substitution of (4) into (3) and simplification produces a simple expression for the diode current ID(t):
I
D(t)=IL·(1−(1−t/TC)R
Subtracting the diode current ID(t) in Equation (5) from the load current yields the switch current IS(t):
I
S(t)=IL·(1−t/TC)R
Equation (6) can be multiplied by the expression for the switch resistance RS(t) given by Equation (4) to determine the voltage VS(t) across the switch 102:
V
S(t)=IL·RSMIN·(1−t/TC)R
From Equation (7), it can be seen that the behavior of the voltage VS(t) across the switch 102 depends on the sign of the exponent. If the exponent is positive (LCOM<RSMIN·TC), the switch voltage VS(t) decays over; if the exponent is zero (LCOM=RSMIN·TC), the voltage VS(t) is constant; and if the exponent is negative (LCOM>RSMIN·TC), the voltage VS(t) rises over time (to a singularity). Physically, the value of TC=LCOM/RSMIN marks the boundary between two different situations. For larger values of TC, current is diverted to the diode bridge 122 faster than it is rejected by the opening switch 102, so that the current through the switch decreases over the course of a switching event. However, for smaller values of TC, the current cannot divert to the diode bridge 122 fast enough, and current through the switch 102 increases over time.
By disposing the switch 102 and the balanced diode bridge 122 such that the total inductance associated with said commutation circuit LCOM≦RSMIN·TC, the voltage VS(t) across the switch 102 can, in some embodiments, be caused to remain constant or decay over the time associated with a switching event. In this way, damaging voltage surges when the switch 102 is opened may be mitigated in some embodiments.
While only certain features of the invention have been illustrated and described herein, many modifications and changes will occur to those skilled in the art. It is, therefore, to be understood that the appended claims are intended to cover all such modifications and changes as fall within the true spirit of the invention.