This application claims priority of U.S. provisional Application No. 60/118,726, filed on Feb. 5, 1999, the disclosure of which is incorporated fully herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
4941156 | Stern et al. | Jul 1990 | A |
5142555 | Whiteside | Aug 1992 | A |
5410723 | Schmidt et al. | Apr 1995 | A |
5493243 | Ghoshal | Feb 1996 | A |
5602882 | Co et al. | Feb 1997 | A |
5604741 | Samueli et al. | Feb 1997 | A |
5793824 | Burch et al. | Aug 1998 | A |
5844436 | Altmann | Dec 1998 | A |
5956748 | New | Sep 1999 | A |
6081844 | Nowatzyk et al. | Jun 2000 | A |
6118835 | Barakat et al. | Sep 2000 | A |
6226698 | Yeung et al. | May 2001 | B1 |
6278718 | Eschholz | Aug 2001 | B1 |
6421770 | Huch et al. | Jul 2002 | B1 |
6463111 | Upp | Oct 2002 | B1 |
Entry |
---|
D. Chen, “A Power and Area Efficient CMOS Clock/Data Recovery Circuit for High-Speed Serial Interfaces”, IEEE Journal of Solid-State Circuits, vol. 31, No. 8, Aug. 1996, pp. 1170-1176, New York. |
D. Chen et al., “A Single-Chip 266Mb/s CMOS Transmitter/Receiver for Serial Data Communications”, Circuits Conference; Digest of Technical Papers; 40th ISSCC; IEEE International, 1993, pp. 100-101, 269. |
“Hybrid Analog/Digital Clock Recovery for Burst-Mode-Data”, IBM Technical Disclosure Bulletin, US, IBM Corp., New York, vol. 37, No. 4B, Apr. 1994, pp. 407-408. |
Number | Date | Country | |
---|---|---|---|
60/118726 | Feb 1999 | US |