Narain D. Arora, etc.:"Modeling and Extraction of Interconnect Capacitances for Multilayer VLSI Circuits", IEEE Transactions on Computer-Aided Design of Integrated Circuits, vol. 15, No. 1 Jan. 1996, pp. 58-67. |
Keh-Jeng Chang, etc., "Parameterized SPICE Subcircuits for Multilevel Interconnect Modeling and Simulation", IEEE Transactions on Circuits and Systems, vol. 39, No. 11, Nov. 1992, pp. 779-789. |
Keh-Jeng Chang, etc., "HIVE: An Efficient Interconnect Capacitance Extractor to Support Submicron Multilevel Interconnect Designs", ACM/IEEE Proceedings of ICCAD, Nov. 1991, 4 pages. |
Keh-Jeng Chang, etc., "Nondestructive Multilevel Interconnect Parameter Characterization for High-performance Manufacturable VLSI Technologies", IEEE Symposium VLSI Technology, 1993, pp. 135-136. |
E. Chang, etc., "Using a Statistical Metrology Framework to Identify Systematic and Random Sources of Die-and Wafer-level ILD Thickness Variation in CMP Processes", IEEE, 1995, pp. 95-499. |
G. C. Schwartz, etc., "The Effective Dielectric Constant of Silicon Dioxides Deposited in the Spaces Between Adjacent Conductors", J. Electrochem. Soc., vol. 139, No. 12, Dec. 1992, pp. L118-122. |
C. Yu, T. Manug, etc., "Use of Short-Loop Electrical Measurements for Yield Improvement", IEEE Trans. Semi. Manu., vol. 8, No. 2, May 1995, pp. 150-159. |