W.H. Crocker et al., "MACS: A Module Assembly and Compaction System", Int'l Conf. On Computer Design, 1987, pp. 205-208. |
A.E. Dunlop et al., "A Procedure for Placement of Standard-Cell VLSI Circuits", IEEE Trans. On Computer-Aided Design, vol. CAD-4, No. 1, Jan. 1985, pp. 92-98. |
C. Ebeling et al., "Validating VLSI Circuit Layout by Wirelist Comparison", Int'l Conf. On Computer-Aided Design, 1983, pp. 172-173. |
D. Hill et al., "Algorithms and Techniques for VLSI Synthesis", Kluwer Academic Publishers, Norwell, MA, 1989, pp. 129-169. |
C. Ong et al., "GENAC: An Automatic Cell Synthesis Tool", 26th ACM/IEEE Design Automation Conf., Paper 16.2, 1989, pp. 239-243. |
T.G. Szymanski et al., "Space Efficient Algorithms for VLSI Artwork Analysis", 20th Design Automation Conf., 983, paper 46.3, pp. 734-739. |
VSLI Technology (S.M. Sze, Ed.), McGraw-Hill Inc., New York, 1988, pp. 157-160. |
Y. You et al., "Performance-Driven Layout Through Device Sizing", IEEE 1993 Custom Integrated Circuits Conference, pp. 9.3.1-9.3.4. |