Standard Search Report for Application No. 9624935.4, filed Nov. 29, 1996. |
Atsushi Takahara et al., A Higher Level Hardware Design Verification, Oct. 3-5, 1988, p. 596-599 IEEE, XP000092906. |
Jain P. Et al., Hierarchical Constraint Solving in the Parameteric Form with Applications to Efficient Symbolic Simulation based Verification, Oct. 3-6, 1993, pp. 304-307, IEEE XP000463420. |
Aziz a. et al., Minimiying interacting Finite State Machines: A Compositional Approach to Language Containment, Oct. 10-12, 1994, pp. 255-261, IEEE XP000488900. |
Coudert et al., Verification of Sequential Machines Using Boolean Functional Vectors, Dec. 13, 1989, pages Int. Workshop on Applied Formal Methods for Correct VLSI Design. |