Chang et al., "801 Storage: Architecture and Programming," IBM T.J. Watson Research Center, 1988, 0734-2071/88/0200-0028, pp. 29-50. |
Colwell et al., "A VLIW Architecture for a Trace Scheduling Compiler," Second International Conference on ASPLOS-II, Oct. 5-8, 1987, pp. 1-23. |
Davis, "Tomorrow's Computers--The Challenges," IEEE Spectrum, Nov. 1981?, pp. 94-99. |
Ellis, "Bulldog: A Compiler for VLIW Architectures," MIT, 1986. |
Gross et al., "Optimizing Delayed Branches," IEEE, 15th Annual Workshop on Microprogramming, 1982, 0194-1895/82/0000/0014, pp. 114-120. |
Hagiwara et al., "A Dynamically Microprogrammable Computer with Low-Level Parallelism," IEEE, Jul. 1980, 0018-9340/80/0700-0577, vol. C-29, No. 7, pp. 577-594. |
Hennessy et al., "The MIPS Machine," IEEE, 1982, CH1739-2/82/0000-0002, vol. C-24, pp. 2-7. |
Hennessy et al., "Postpass Code Optimization of Pipeline Constraints," ACM Transactions on Programming Languages and Systems, Jul. 1983, ACM 0164-0925/83/0700-0422, vol. 5, No. 3, pp. 442-448. |
Hennessy, "VLSI Processor Architecture," IEEE Transactions on Computers, 0018-9340/84/1200-1221, vol. C-33, No. 12, pp. 1221-1246, 1984. |
Hennessy, "VLSI RISC Processors," VLSI Systems Design, Oct. 1985, pp. 22-24, 28, 32. |
McDowell et al., "Processor Scheduling for Linearly Connected Parallel Processors," IEEE Transactions on Computers, 1986, 0018-9340/86/0700-0632, vol. C-35, No. 7, pp. 633-638. |
McDowell, "A Simple Architecture for Low Level Parallelism," IEEE, 1983, 0190-3918/83/0000/0472, pp. 472-477. |
McDowell, "SIMAC: A Simple Multiple ALU Computer," University of California, San Diego, 1983. |
Patterson et al., "The Case for the Reduced Instruction Set Computer," University of California, Berkeley, pp. 25-32. |
Patterson , "Reduced Instruction Set Computers," Communications of the ACM, Jan. 1985, vol. 28, No. 1, pp. 8-21. |
Patterson, "Microprogramming," pp. 50-57. |
Radin, "The 801 Minicomputer," Computer Architecture News, Apr. 1982, ACM 0-89791-066-4 82/03/0039, vol. 10, No. 2, 39-47. |
Tomita et al., "A User-Microprogrammable, Local Host Computer with Low-Level Parallelism," Communications of the ACM, 0149-7111/83/0600/0151, pp. 151-157, 1983. |
Alpha Architecture Reference Manual, Digital, 1992. |
PowerPC 601 RISC Microprocessor User's Manual, IBM, 1993. |
Intel MCS-80 User's Manual, Intel, Oct. 1977. |
Heinrich, MIPS Microprocessor R4000 User's Manual, MIPS Technologies, Inc., 1993. |
MC68030 Enhanced 32-Bit Microprocessor User's Manual, Second Edition, Motorola, Inc., 1989. |