Claims
- 1. A memory apparatus comprising:
- A) a first memory module having a first number of independently-accessible banks;
- B) a second memory module having a second number of independently-accessible banks, said second number being different from said first number; and
- C) addressing means coupled with said first and second memory modules for interleaving said first and second memory modules to a first level of interleaving, and for internally interleaving said banks of said first memory module to a second level of interleaving that differs from said first level of interleaving and said banks of said second memory module to a third level of interleaving that differs from said first and second levels of interleaving.
- 2. The memory system in accordance with claim 1, further comprising translation means coupled with said first and second memory modules and said addressing means for translating a plurality of logical addresses into a plurality of physical addresses of said memory banks of said first and second memory modules.
- 3. The memory system in accordance with claim 1, wherein said first number is two.
- 4. A memory apparatus comprising:
- A) a first memory module having a plurality of independently-accessible banks;
- B) a second memory module having a plurality of independently-accessible banks; and
- C) addressing means coupled with said first and second memory modules for interleaving said memory modules to a first level of interleaving, and internally interleaving said banks of said first memory module and internally interleaving said banks of second memory module, to interleave the first and second memory modules to one or more levels of interleaving that differ from said first level of interleaving.
- 5. The memory system in accordance with claim 4, further comprising translation means coupled with said first and second memory modules and said addressing means for translating a plurality of logical addresses into a plurality of physical addresses of said memory banks of said first and second memory modules.
- 6. A memory apparatus comprising:
- A. a plurality of memory modules each having one or more independently-accessible banks, with at least one of said modules having more than one bank and certain banks having larger capacities than others;
- B. addressing means coupled to said plurality of memory modules for associating together modules with smaller capacity banks and interleaving the associated modules and the larger-capacity bank modules to a first level of interleaving, and for further internally interleaving the banks within each memory module to one or more levels of interleaving that differ from the first level of interleaving.
- 7. The memory system in accordance with claim 6, further comprising translation means coupled with said first and second memory modules and said addressing means for translating a plurality of logical addresses into a plurality of physical addresses of said memory banks of said first and second memory modules.
Parent Case Info
This is a continuation of application Ser. No. 08/023,033 filed Feb. 24, 1993, now abandoned.
US Referenced Citations (4)
Foreign Referenced Citations (1)
Number |
Date |
Country |
380855 |
Aug 1990 |
EPX |
Continuations (1)
|
Number |
Date |
Country |
Parent |
23033 |
Feb 1993 |
|