The present invention relates to a system comprising a micro-controller, an interface controller and an IC card as a portable data medium, and a respective device communicating with the portable data medium. Systems of this kind are used for example for Pay TV, electronic payment, or banking services.
For these applications compact portable data media are used, having the size of about a credit card, and which comprise an integrated card-controller, or at least an integrated memory, for data exchange with a respective device. Data media of this kind are known for example as smart card, IC card or identification card, and described for example in EP-A-0 633 544. As a general term for these data media, the expression “IC card” will be used in this description.
Systems as described above are known for example from WO 98/00772 and WO 97/25685. A standard with a specification for a special type of IC cards is defined in ISO/IEC 7816-3:1997(E). In this standard the design and the operation procedures for integrated circuit cards with contacts (identification cards) are described.
As an interface controller for providing the data exchange between the microcontroller of a respective device and an IC card, integrated circuits are known, for example TDA 8004T from Philips Semiconductors, which are coupled between the microcontroller and the IC card. The interface controller provides also the voltage supply and the control functions with automatic activation and deactivation sequences for the IC card.
The object of the invention is to provide a system with an IC card as described above, which gives a user an improved safety of operation.
The invention relates to the problem that during the operation of a device with an IC card, the microcontroller of this device may run into an indefinite operating state, in which the device is no more working properly. According to the invention, the device comprises therefore a reset button for resetting the microcontroller, which is accessible to the customer, and a signal from the reset button simulates an extraction of the IC card, which provides a reset of the system. As an alternative, it may simulate an IC card supply voltage shut-down. The simulation of the IC card extraction is realised for example using a logical OR-combination, which inputs are coupled to the reset button and to a card presence contact, and which output is coupled to a card presence input of the interface controller.
In a further aspect of the invention, a delay is provided for the pulse resetting the microcontroller, for delaying this pulse with respect to the pulse resetting the interface controller. This aspect relates especially to a system, in which the clock of the interface controller is coupled to and depending on the clock of the microcontroller. When in this system the microcontroller is reset, the clock signal stops and therefore also the interface controller. Then a controlled shut-down of the IC card is no more possible. When the reset pulse for the microcontroller is delayed with respect to the pulse resetting the interface-controller, the interface controller provides the respective deactivation sequences for the IC card, before the clock signal from the microcontroller stops.
Usually the IC cards are contacted by use of metal contacts, but wireless applications are also within the invention.
Preferred embodiments of the invention are now explained in more detail with reference to schematic drawings, which show:
The system as shown in
As the interface controller 2 an integrated circuit is used, for example TDA 8004T of Philips Semiconductors, which complies with the ISO 7816-3 standard. This interface controller IC provides the data exchange and automatic activation and deactivation sequences for the IC card 3, also the necessary supply voltages as well as protection functions for the card contacts.
The interface controller 2 is controlled by the microcontroller 1 via a port, which is coupled to the interface controller 2, and which provides control and reset functions RESET, Control, as well as data input/output connections I/O. In this embodiment, the clock for the interface controller 2 is also provided by the microcontroller 1, signal CLOCK1 from a PLL circuit 4 within the microcontroller 1. The clock signal CLOCK2 from the interface controller 2 to the IC card 3 may have the same frequency as the CLOCK1 signal, or may differ in frequency.
When the IC Card 3 is inserted into the device, a card presence contact 5 is switched, which informs the interface controller 2 via a signal CPR, that an IC card 3 is inserted. Then the IC card 3 is activated by the interface controller 2 by providing a supply voltage VCC and a clock signal CLOCK2, and started with a reset via line RESET for performing data exchange via the I/O data lines. The detailed activation and operation for the IC card 3 is described in the specification of the TDA 8004T as well as in ISO/IEC 7816-3, to which is referred herewith.
During the operation of the device, the microcontroller 1 may run into an indefinite operating state, in which the device is no more working properly. A user may suspect then a serious malfunction and will be irritated, and may switch the device then off and on again. The device comprises therefore a reset button 6, accessible to the user, which is coupled to a reset input RESET of the microcontroller 1, for resetting the microcontroller 1 and returning herewith to normal operation of the device.
In
Between the button 6 and the reset input RESET of the microcontroller 1 a delay 8 is provided, via which the signal 9 resetting the microcontroller 1 is delayed with respect to the signal 10 resetting the interface controller 2. This is especially advantageous, when the clock for the interface controller 2, CLOCK1, is provided by the microcontroller 1. When the microcontroller 1 is reset in this case, the CLOCK1 signal stops, and therefore also the interface controller 2. With the delay circuit 8, having a delay for example of about 0.5 msec, sufficient time is provided for the interface controller 2 for deactivating the IC card 3.
In this embodiment, a reset for the microcontroller 1 as well as for the interface controller 2 is caused by a logical “0”. In normal operation of the device, the signals from the reset button 6 and the card presence contact 5 are therefore “1”. To provide a logical OR-combination, an AND-circuit 7 is used for combining the signals from the reset button 6 and the card presence contact 5. This results in a logical “0” for the interface controller 2, when either a logical “0” is provided by the reset button 6 or by the card presence contact 5.
The reset button 6 may be coupled also with a supply line providing the voltage VCC to the IC card 3, in which case a signal from the reset button 6 simulates a card supply voltage shut-down. The interface controller 2 may be provided also with its own circuitry for generating the clock signal, which makes the interface controller 2 independent from the signal CLOCK1. For this embodiment the delay 8 is not necessary, because then in case of a reset the interface controller 2 can deactivate the IC card 3 independent from the microcontroller 1.
The systems as described with regard to
To the logical OR-combination 7 in addition also a reset signal from a watchdog circuit may be coupled. The watchdog circuit, known also as watchdog timer, is monitoring the proper operation of the microcontroller and provides a timing function in that it is waiting a certain time period for a reset signal from the microcontroller, which the microcontroller provides periodically during normal operation. In case of an software error, for example when the microprocessor is hanging in a loop, the reset signal for the watchdog circuit is no more generated, and then the watchdog circuit provides a reset for the microcontroller. As a result, the microcontroller provides a restart for returning to the normal mode of operation. The watchdog circuit may included for example within the microcontroller 1.
The reset signal from the watchdog circuit is applied advantageously to a second logical OR-combination to combine this signal with a reset signal from the reset button 6, and the output of this OR-combination is coupled both to the delay 8 input and to an input of the first logical OR-combination 7.
Number | Date | Country | Kind |
---|---|---|---|
01400986 | Apr 2001 | EP | regional |
Number | Name | Date | Kind |
---|---|---|---|
5406064 | Takahashi | Apr 1995 | A |
5604917 | Saito et al. | Feb 1997 | A |
5712472 | Lee | Jan 1998 | A |
5835156 | Blonstein et al. | Nov 1998 | A |
5847372 | Kreft | Dec 1998 | A |
5889272 | Lafon et al. | Mar 1999 | A |
5889941 | Tushie et al. | Mar 1999 | A |
5942738 | Cesaire et al. | Aug 1999 | A |
5960440 | Brenner et al. | Sep 1999 | A |
6016348 | Blatter et al. | Jan 2000 | A |
6055314 | Spies et al. | Apr 2000 | A |
6169417 | Pedersen | Jan 2001 | B1 |
6283367 | Matthew et al. | Sep 2001 | B1 |
6411712 | Yoshida et al. | Jun 2002 | B1 |
6549774 | Titlebaum et al. | Apr 2003 | B1 |
6594361 | Chaney et al. | Jul 2003 | B1 |
6629223 | Bachot et al. | Sep 2003 | B1 |
6651250 | Takai | Nov 2003 | B1 |
6669096 | Saphar et al. | Dec 2003 | B1 |
6810479 | Barlow et al. | Oct 2004 | B1 |
20010024066 | Fu et al. | Sep 2001 | A1 |
20020054068 | Ellis et al. | May 2002 | A1 |
20020056087 | Berezowski et al. | May 2002 | A1 |
Number | Date | Country |
---|---|---|
0814427 | Dec 1997 | EP |
402090252 | Mar 1990 | JP |
WO9725685 | Jul 1997 | WO |
WO 01006443 | Jan 2001 | WO |
Number | Date | Country | |
---|---|---|---|
20020151330 A1 | Oct 2002 | US |