Patent Application
20060066320
The present invention generally relates to the production test requirements for testing programmable termination resistor networks such as those used for Gigablaze® and other high speed serial interfaces.
The problem faced in the manufacturing test environment is that it is a non-ideal situation with respect to the contact resistance that occurs at multiple points between the tester's pin electronics and the actual device-under-test (DUT). These contact resistances are difficult to control at best, and cannot be completely eliminated. As such they contribute an error component to any resistance measurements that are to be made on the actual DUT. These errors in the measurements result in failing tests during the manufacturing test flow causing product yield issues.
The only existing solutions to the aforementioned problems involve the relaxation of test limits for the DUT, or the elimination of the test altogether. While this can address the manufacturing test problem, it provides the risk of shipping product out which is out of specification. Alternatively, the testing can be performed within the specified test limits, and the manufacturer is forced to accept any associated yield losses during the manufacturing test process.
An object of an embodiment of the present invention is to provide a measurement technique allows the error components of the testing process to be effectively eliminated.
An object of an embodiment of the present invention is to provide a measurement technique which provides the ability to perform ATE resistance measurements of a DUT which represent only actual on-chip resistance values.
Briefly, and in accordance with at least one of the foregoing objects, an embodiment of the present invention provides a measurement technique which allows the error components of the testing process to be eliminated by doing a differential-style measurement of the programmable termination resistor network. Since for any given DUT pin which is to be tested, there are multiple possible resistances to be measured, the test process is modified to do two or more resistance measurements on the same pin. Once those values containing the error components are obtained, they can be compared to generate a differential resistance measurement which contains only the actual on-chip DUT resistance with the error components completely removed. The differential value can then be tested against previously defined test limits that are set to guarantee the conformance of the on-chip resistance to the processing specifications. The technique can be applied at either the wafer sort or package test phase of device testing, with the different error components associated with either of those phase being eliminated.
The organization and manner of the structure and operation of the invention, together with further objects and advantages thereof, may best be understood by reference to the following description, taken in connection with the accompanying drawings, wherein:
While the invention may be susceptible to embodiment in different forms, there is shown in the drawings, and herein will be described in detail, a specific embodiment of the invention. The present disclosure is to be considered an example of the principles of the invention, and is not intended to limit the invention to that which is illustrated and described herein.
The present invention provides a measurement technique which allows the error components of the testing process to be effectively eliminated. The technique can be applied at either the wafer sort or package test phase of device testing, with the different error components associated with either of those phases being eliminated.
An embodiment of the present invention provides a measurement technique which allows the error components of the testing process to be eliminated by doing a differential-style measurement of the programmable termination resistor network. Since for any given DUT pin which is to be tested there are multiple possible resistances to be measured, the test process provides that two or more resistance measurements are taken on the same pin. Once those values containing the error components are obtained, they are compared to generate a differential resistance measurement which contains only the actual on-chip DUT resistance with the error components completely removed. The differential value can then be tested against previously defined test limits that are set to guarantee the conformance of the on-chip resistance to the processing specifications.
For example, suppose two measurements are made which are called Ra and Rb. Ra is equal to RErrorA+R1+RErrorB where RErrorA and RErrorB are error components and R1 is an actual on-chip resistance. Rb is then equal to RErrorA+R2+RErrorB where RErrorA and RErrorB are the same error components contained in Ra, and R2 is another actual on-chip resistance. Given the two values Ra and Rb, a difference can be generated which is (R1−R2). This value contains no error components since they are cancelled out when Rb is subtracted from Ra. Given this new value (R1−R2), it can be tested against previously specified limits which are set to ensure the device conforms to its design specifications.
The primary feature of the present invention is the ability to perform ATE resistance measurements of a DUT which represent only actual on-chip resistance values. With the error components of these measurements cancelled out, a manufacturer can accurately test a device to ensure conformance to product specifications. This effectively eliminates the problems normally associated with such test techniques.
The primary advantage of the present invention is that the technique can be performed for any device which requires the testing of on-chip programmable termination resistor networks, and doing so requires no modifications to the DUT or test hardware being used. An additional advantage is that the technique can be applied at either the wafer sort or package test phase of device testing, with the different error components associated with either of those phases being eliminated.
While an embodiment of the present invention is shown and described, it is envisioned that those skilled in the art may devise various modifications of the present invention without departing from the spirit and scope of the appended claims.
