Patent Application
20050032459
The present invention relates generally to semiconductor manufacture. More particularly, the present invention relates to techniques for qualifying semiconductor manufacturing tools. Even more specifically, one or more embodiments of the present invention relate to techniques for qualifying a CMP tool using metrology data measured from a single wafer.
In the fabrication of integrated circuits, numerous integrated circuits are typically constructed simultaneously on a single semiconductor wafer. The wafer is then later subjected to a singulation process in which individual integrated circuits are singulated (i.e., extracted) from the wafer.
At certain stages of this fabrication process, it is often necessary to polish a surface of the semiconductor wafer. In general, a semiconductor wafer can be polished to remove high topography, surface defects such as crystal lattice damage, scratches, roughness, or embedded particles of dirt or dust. This polishing process is often referred to as mechanical planarization (MP) and is utilized to improve the quality and reliability of semiconductor stations. In typical situations, these processes are usually performed during the formation of various devices and integrated circuits on the wafer.
The polishing process may also involve the introduction of a chemical slurry (e.g., an alkaline or acidic solution). This polishing process is often referred to as chemical mechanical planarization (CMP). Much like mechanical planarization processes, chemical mechanical polishing is widely used in semiconductor processing operations as a process for planarizing various process layers, e.g., silicon dioxide, which is formed upon a wafer comprised of a semiconducting material, such as silicon. Chemical mechanical polishing operations typically employ an abrasive or abrasive-free slurry distributed to assist in planarizing the surface of a process layer through a combination of mechanical and chemical actions (i.e., the slurry facilitates higher removal rates and selectivity between films of the semiconductor surface).
During the normal course of operation, any number of reasons may necessitate the qualification or re-qualification of these mechanical and chemical mechanical polishing tools. Generally speaking, qualification procedures constitute the process steps required to calibrate and otherwise prepare a tool for production or service (e.g., so that the devices produced by the tool meet minimum predetermined specification requirements, as dictated by the demands of the individual fabs and/or product lines). For example, due to normal wear, a polishing pad may no longer be fit for service, and may need to be replaced by a new pad. In these instances, the qualification procedure collects a number of qualification characteristics (e.g., using the metrology data) measured during initial use of the new pad on sets of blanket or “test” wafers (i.e., wafers having only a thin film of unpatterned material). The qualification procedure then makes appropriate modifications to the tool recipe based on the measured qualification characteristics to ensure that future production runs comport with, for example, a number of minimum specification requirements. In a similar manner, a new tool (e.g., a tool beginning production of a new semiconductor product line) must also be qualified before it can be put into production.
Conventional methods for process-qualifying the above-described tools consume a large numbers of test wafers (approximately 10 to 15 test wafers) and require lengthy amounts of time. With regard to the large amount of time required, this is due to the nature of the stand-alone sensors and metrology devices (i.e., metrology devices that are separate from the tools) used to collect the required qualification characteristics. In particular, because the sensors are separate from the processing tools, in order to collect the qualification characteristics, a typical process first requires measuring preprocessing characteristics followed by physically moving a wafer into the processing tool, where the wafer is processed. After processing, the wafer is removed from the tool and returned to the metrology device, where post-processing characteristics are measured and used in conjunction with the preprocessing characteristics to obtain the characteristics used in qualifying the tool (i.e., the qualification characteristics).
With these conventional methods, the amount of time required to move the wafers back and forth between the tools and the metrology devices is significant. Furthermore, with tools having multiple components or chambers with each requiring qualification, it was more efficient to qualify the chambers in parallel, thus resulting in the consumption of additional wafers. To illustrate, the convention methods may use one wafer to qualify a first chamber or first tool component, a second wafer to qualify a second chamber or second tool component, and a third wafer to qualify a third chamber or third tool component.
In addition to the test wafers, conventional methods often require the testing of a “look-ahead” or patterned production wafer. The testing of these look ahead-wafers was used to ensure that the polishing process met specifications under actual production circumstances.
Recently, conventional in situ metrology devices have been able to eliminate the time required by stand-alone sensors to transfer wafers back and forth between the tools and the metrology devices. However, these conventional devices did not necessarily collect the qualification characteristics used to properly qualify a tool. For instance, conventional in situ metrology devices did not measure film thickness, which is used to qualify tools for, for example, nonuniformity and polishing rate. Consequently, conventional techniques were still required to qualify tools (such as polishing tools) requiring such measurements.
One of the disadvantages of conventional qualification procedures is the cost associated with the testing of these large amounts of blanket and test wafers. In addition to the cost of the test wafers, there is a significant time penalty associated with the qualification procedures. That is, the tools cannot be used to produce products during the qualification process. Furthermore, the processing of test wafers subtracts from the useful life of the polishing pads, since they have only a finite amount of polishing cycles before requiring a change.
Accordingly, increasingly efficient techniques for qualifying such polishing processes are needed. Specifically, what is required is a technique that greatly reduces the number of wafers required for properly qualifying a polishing process. In this manner, the cost and time associated with obtaining a production-ready polishing process may be minimized.
The present invention addresses the needs and the problems described above by providing a technique for process qualifying a semiconductor manufacturing tool using qualification characteristics measured from a reduced number of wafers (e.g., in at least some embodiments, a single wafer). In at least some embodiments, the technique commences during the processing of a wafer with the manufacturing tool. During processing, the technique involves using an in situ metrology device able to measure from the wafer one or more qualification characteristics required to properly qualify the tool (e.g., wafer thickness information). Thus, wafers need not be transferred from the tool in order to collect qualification characteristics. Subsequently, the manufacturing tool is qualified by adjusting one or more parameters of a recipe in accordance with the qualification characteristics measured from the wafer to target one or more manufacturing tool specifications.
In one or more parallel and at least somewhat overlapping embodiments, the tool to be qualified includes a bulk removal polishing platen, a copper clearing platen and a barrier removal polishing platen. In these cases, the technique involves transferring a wafer to each of the bulk removal polishing, copper clearing and barrier removal polishing platens, where qualification characteristics are measured during wafer processing. These platens are subsequently qualified by adjusting one or more parameters of a recipe associated with each platen in accordance with the qualification characteristics measured from the wafer, to target one or more platen specifications.
In one or more other parallel and at least somewhat overlapping embodiments, the technique involves measuring a defectivity from the wafer during processing. Subsequently, the technique qualifies the tool for detectivity by adjusting one or more parameters of the recipe in accordance with the defectivity measured during processing to target a defectivity specification.
Various objects, features, and advantages of the present invention can be more fully appreciated as the same become better understood with reference to the following detailed description of the present invention when considered in connection with the accompanying drawings, in which:
a and 6b illustrate at least one example of a process which utilizes the qualification characteristics from a single wafer to properly qualify a polishing tool;
In accordance with at least some embodiments of the present invention, a technique is provided for process-qualifying a semiconductor manufacturing tool using the qualification characteristics from a reduced number of wafers (e.g., in at least some embodiments, a single wafer). Specifically, during processing of a wafer by the tool, the present invention contemplates measuring one or more qualification characteristics from the wafer using an in situ sensor or metrology device necessary for properly qualifying the tool. Subsequently, the manufacturing tool is qualified by adjusting one or more parameters of a recipe in accordance with the qualification characteristics measured from the wafer to target one or more manufacturing tool specifications.
A computer based controller 190 is connected to the polishing system or apparatus 120 for instructing the system to perform one or more processing steps on the system, such as polishing or qualification process on apparatus 120. The invention may be implemented as a computer program-product for use with a computer system or computer based controller 190. Controller 190 may include a CPU 192, which may be one of any form of computer processors that can be used in an industrial setting for controlling various chambers and subprocessors. A memory 194 is coupled to the CPU 192 for storing information and instructions to be executed by the CPU 192. Memory 194, may take the form of any computer-readable medium, such as, for example, any one or more of readily available memory such as random access memory (RAM), read only memory (ROM), floppy disk, hard disk, or any other form of digital storage, local or remote. In addition, support circuits 196 are coupled to the CPU 192 for supporting the processor in a conventional manner. As will be discussed in greater detail below in conjunction with
A process, for example the qualification process described below, is generally stored in memory 194, typically as a software routine. The software routine may also be stored and/or executed by a second CPU (not shown) that is remotely located from the hardware being controlled by the CPU 192.
Each polishing station includes a rotatable platen 130 on which is placed a polishing pad 100a, 100b, and 100c. If wafer 110 is an eight-inch (200 millimeter) or twelve-inch (300 millimeter) diameter disk, then platen 130 and polishing pad 100 will be about twenty or thirty inches in diameter, respectively. Platen 130 may be connected to a platen drive motor (not shown) located inside machine base 122. For most polishing processes, the platen drive motor rotates platen 130 at thirty to two hundred revolutions per minute, although lower or higher rotational speeds may be used.
The polishing stations 125a-125c may include a pad conditioner apparatus 140. Each pad conditioner apparatus 140 has a rotatable arm 142 holding an independently rotating conditioner head 144 and an associated washing basin 146. The pad conditioner apparatus 140 maintains the condition of the polishing pad so that it will effectively polish the wafers. Each polishing station may include a conditioning station if the CMP apparatus is used with other pad configurations.
A slurry 150 containing a reactive agent (e.g., deionized water for oxide polishing) and a chemically-reactive catalyzer (e.g., potassium hydroxide for oxide polishing) may be supplied to the surface of polishing pad 100 by a combined slurry/rinse arm 152. If polishing pad 100 is a standard pad, slurry 150 may also include abrasive particles (e.g., silicon dioxide for oxide polishing). Typically, sufficient slurry is provided to cover and wet the entire polishing pad 100. Slurry/rinse arm 152 includes several spray nozzles (not shown) which provide a high-pressure rinse of polishing pad 100 at the end of each polishing and conditioning cycle. Furthermore, several intermediate washing stations 155a, 155b, and 155c may be positioned between adjacent polishing stations 125a, 125b, and 125c to clean wafers as they pass from one station to another.
In at least one embodiment of the present invention, the first polishing station 125a has a first pad 100a disposed on platen 130 for removing bulk copper-containing material disposed on the wafer (i.e., a bulk removal polishing platen). The second polishing station 125b has a second pad 100b disposed on a platen 130 for polishing a wafer to remove residual copper-containing material disposed on the wafer (i.e., a copper clearing platen). A third polishing station 125c having a third polishing pad 100c may be used for a barrier removal polishing process following the two-step copper removal process (i.e., a barrier removal polishing platen).
A rotatable multi-head carousel 160 is positioned above the lower machine base 122. Carousel 160 includes four carrier head systems 170a, 170b, 170c, and 170d. Three of the carrier head systems receive or hold the wafers 110 by pressing them against the polishing pads 100a, 100b, and 100c, disposed on the polishing stations 125a-125c. One of the carrier head systems 170a-170d receives a wafer 110 from and delivers a wafer 110 to the transfer station 127. The carousel 160 is supported by a center post 162 and is rotated about a carousel axis 164 by a motor assembly (not shown) located within the machine base 122. The center post 162 also supports a carousel support plate 166 and a cover 188.
The four carrier head systems 170a-170d are mounted on the carousel support plate 166 at equal angular intervals about the carousel axis 164. The center post 162 allows the carousel motor to rotate the carousel support plate 166 and orbit the carrier head systems 170a-170d about the carousel axis 164. Each carrier head system 170a-170d includes one carrier head 180. A carrier drive shaft 178 connects a carrier head rotation motor 176 to the carrier head 180 so that the carrier head 180 can independently rotate about its own axis. There is one carrier drive shaft 178 and motor 176 for each head 180. In addition, each carrier head 180 independently oscillates laterally in a radial slot 172 formed in the carousel support plate 166.
The carrier head 180 performs several mechanical functions. Generally, the carrier head 180 holds the wafer 110 against the polishing pads 100a, 100b, and 100c, evenly distributes a downward pressure across the back surface of the wafer 110, transfers torque from the drive shaft 178 to the wafer 110, and ensures that the wafer 110 does not slip out from beneath the carrier head 80 during polishing operations.
A description of a similar apparatus may be found in U.S. Pat. No. 6,159,079, the entire disclosure of which is incorporated herein by reference. A commercial embodiment of a CMP apparatus could be, for example, any of a number of processing stations or devices offered by Applied Materials, Inc. of Santa Clara, Calif. including, for example, any number of the Mirramesa™ and Reflexion™ line of CMP devices. Also, while the device depicted in
In situ sensor 210 may include a wafer thickness measuring device for measuring a topography of the wafer face during polishing. By being able to measure thickness in real-time, in situ sensor 210 is capable of providing a number of qualification characteristics used to properly qualify a semiconductor manufacturing tool. Specific types of in Situ sensors include laser interferometer measuring devices, which employ interference of light waves for purposes of measurement. One example of such an in situ sensor suitable for use with the present invention includes the In Situ Removal Monitor (ISRM) offered by Applied Materials, Inc. of Santa Clara, Calif. Similarly, in situ sensor 210 may include devices for measuring capacitance changes or eddy currents (such as the iScan monitor, also offered by Applied Materials, Inc. of Santa Clara, Calif.), optical sensors (such as the Nanospec series of metrology devices offered by Nanometrics of Milpitas, Calif. or Nova 2020 offered by Nova Measuring Instruments, Ltd. of Rehovot, Israel), devices for measuring frictional changes, and acoustic mechanisms for measuring wave propagation (as films and layers are removed during polishing), all of which may be used to detect thickness in real time. Furthermore, it should be noted that at least some embodiments of the present invention contemplate implementing an in situ sensor capable of measuring both oxide and copper layers. Other examples of wafer property measuring devices contemplated by at least some embodiments of the present invention include integrated CD (critical dimension) measurement tools, and tools capable of performing measurements for dishing, erosion and residues, and/or particle monitoring, etc.
Any combination of the above sensors may be utilized with the present invention. For instance, in the example of
Referring back to
As mentioned above, in situ sensor 210 may be used to obtain various qualification characteristics, for example during qualification procedures, which may be compared against tool specifications to measure the efficiency of the process. Examples of such characteristics are the removal rate of the film material to be removed from the wafer, the uniformity or nonuniformity in the material removal, the defectivity, and other similar and analogous metrics. These and other characteristics are indicators of the quality of the polishing process. The removal rate is mainly used to determine the polishing time of product wafers. The nonuniformity directly affects the global planarity across the wafer surface, which becomes more important as larger wafers are used in the fabrication of devices. The defectivity indicates the number of defects occurring due to for example scratches in the wafer. Each of the above depends on and may be affected by the polishing parameters of the process recipe. Thus, parameters such as the applied pressure or downward force, the speed of the polishing table, the speed of the wafer carrier, the slurry composition, the slurry flow, and others, may be modified to adjust the characteristics, in an attempt to satisfy minimum tool specification levels.
During the normal course of operation, the tool may require routine forms of maintenance. For example, the polishing pads and other components of the tool may need to be replaced due to normal wear. In some cases, the tool determines whether maintenance is necessary by identifying process results that are no longer within minimum specifications (e.g., process drifts). In other cases, the tools may be serviced periodically. In any case, once it is determined that maintenance is necessary (STEP 330), the required maintenance is performed (STEP 340). For example, the worn polishing pads or other parts may be replaced.
In other instances, a new tool recipe for controlling the tool may be implemented (STEP 350). For example, the tool may be directed to produce another product. Similarly, different wafers and substrates, with different characteristics, may be delivered for processing by the tool. Both of these cases (and others) require the implementation of a new recipe. Whatever the case, the new recipe is downloaded onto the tool (STEP 360).
In each of the above (and other) situations, the tool must be requalified before production can recommence (STEP 310). As discussed, the qualification procedure ensures that the results of processing by the tool meet a number of minimum specification levels. Once qualified, the tool recommences the processing of wafers (STEP 320).
As discussed, the qualification procedure of the present invention is utilizable with a multi-step polishing process for removing conductive materials and conductive material residues from a wafer or substrate surface using one or more polishing pads. One example of such a polishing processes is described with reference to
At the bulk removal polishing platen, a first polishing composition is used with a first polishing pad to remove bulk copper containing material from the wafer surface to substantially planarize the bulk copper containing material (STEP 412). Bulk removal polishing continues until a predetermined amount of copper is removed from the wafer as determined by, for example, an eddy current or capacitance endpoint sensor (or any other analogous or suitable sensor) (STEP 416). In addition, feedback data may be collected by the sensor for use in optimizing future runs (STEP 414). From there, the wafer is delivered to a second or copper clearing polishing platen (e.g., platen 125b).
At the copper clearing platen, a second polishing composition is used with a second polishing pad to remove remaining residual copper containing material (STEP 420). The residual copper containing material removal process terminates when the underlying barrier layer has been reached (STEP 424). This can be determined by, for example, an optical or light-sensing metrology device. In addition, the metrology device may be used to collect feedback data for use in optimizing future runs (STEP 422). Subsequently, the wafer is transported to a third or barrier removal polishing platen (e.g., platen 125c).
At the barrier removal polishing platen, a third polishing composition is used with a third polishing pad to remove the barrier layer (STEP 428). This layer is typically formed on the wafer surface above a dielectric layer. Polishing continues until, for example, the barrier layer, and in some cases a portion of the underlying dielectric, has been removed (STEP 432). This can be determined by, for example, an optical sensor and the like. Afterwards, the wafer may be transferred to a cleaning module or subjected to an in situ cleaning process to remove surface defects, or to some other downstream tool for further processing (STEP 436).
As discussed above, maintenance (e.g., pad replacement at any or all of the above-described platens) requires the requalification of the polishing tool. In accordance with at least some of the concepts of the present invention, and as will be discussed in greater detail below, the in situ metrology devices (i.e., in situ sensors) described above for collecting endpoint and feedback data may be utilized to collect substantially all of the qualification characteristics, during a qualification procedure, required to properly qualify any or all of the platens of the polishing tool, from a single wafer. Specifically, at least some of the embodiments of the present invention contemplate using a single patterned or production wafer as the source of substantially all of the metrology wafer data required to properly qualify a tool. In other embodiments, other wafers, such as a single blanket wafer may be used. This is the case because use of the in situ metrology devices or sensors allows measuring of the qualification techniques without removal of the wafer from the tool. As a result, the present invention greatly reduces the time and costs associated with qualifying a polishing tool.
Referring now to
Subsequently, the wafer is positioned on bulk removal polishing platen 125a (STEP 508). Bulk copper containing materials are then removed by polishing the surface of the wafer (STEP 512). In conjunction with the bulk removal polishing procedure, a sensor or other metrology device (e.g., in situ sensor 210) collects metrology data from the wafer (STEP 516). In particular, the sensor may be implemented to collect, for example, the thickness of the bulk copper material before and after polishing, as well as a polishing time and the level of current in the material during processing. In addition, the data measured by the metrology device also dictates when to terminate the bulk removal polishing process. For example, in the case of an eddy current sensor, which is capable of using current changes to detect changes in film characteristics (e.g., changes in film characteristics, such as thickness, directly affect a current), processing terminates when the measured current drops below or rises above a predetermined level. As will be discussed in greater detail below, this metrology data is collected and analyzed for purposes of qualifying bulk removal polishing platen 125a of polishing tool 120.
After the bulk removal polishing process has been completed, the wafer is positioned on copper clearing platen 125b (STEP 520). At the copper clearing platen, residual copper containing materials are removed by polishing the surface of the wafer (STEP 520). In conjunction with the copper clearing procedure, a sensor such as the ISRM collects metrology data from the wafer (STEP 528). In particular, the sensor may be implemented to collect, for example, the polishing time required to clear the copper from the wafer and the level of light intensity in the material during polishing. As with the bulk removal polishing platen, the data measured by this metrology device also dictates when to terminate the copper clearing process. For example, in the case of an optical sensor, which is capable of detecting changes in light intensity (e.g., a change from copper film to a barrier material directly affects light intensity), processing terminates when the intensity of the measured light drops below or rises above a predetermined level. As will be discussed in greater detail below, this metrology data is collected and analyzed for purposes of qualifying copper clearing platen 125b of polishing tool 120.
After the copper clearing process has been completed, the wafer is positioned on a barrier removal polishing platen (STEP 532). At the barrier removal polishing platen, barrier layer materials are removed by polishing the surface of the wafer (STEP 536). In conjunction with this procedure, a sensor, such as an optical sensor or the like, collects metrology data from the wafer (STEP 540). In particular, the sensor may be implemented to collect, for example, the polishing time required to clear the copper from the wafer and the level of light intensity in the material during polishing. As with the previous platens, the data measured by this metrology device also dictates when to terminate the barrier removal polishing process. For example, in the case of an optical sensor, which is capable of detecting a change in light intensity (e.g., a change from barrier material to a dielectric material directly affects light intensity), processing terminates when the intensity of the measured light drops below or rises above a predetermined level. As will be discussed in greater detail below, this metrology data is collected and analyzed for purposes of qualifying barrier removal polishing platen 125c of polishing tool 120.
After wafer polishing has been completed, the wafer is delivered to a wafer defectivity sensor, where the wafer is measured for defects (STEP 544). For example, the wafer may be measured for its total number of detects using the metrology device utilized in STEP 504, as described above.
In accordance with at least some of the concepts of the present invention, the metrology data gathered from a single wafer during the process described in
Referring to
From there, the process compares the qualification characteristics against the minimum tool specifications. Thus, the process first compares the polishing rate against a polishing rate specification for bulk removal polishing platen 125a (STEP 608). If the polishing rate is not within specification, appropriate adjustments are made to the tool recipe so that future runs (i.e., actual production runs) are within specification limits (STEP 612). For example if the polishing rate exceeds the specification rate, the bulk removal polishing platen pressure may be reduced. After qualifying bulk removal polishing platen 125a for its polishing rate, the process next compares the nonuniformity against a specification nonuniformity for the bulk removal polishing platen (STEP 616). If the nonuniformity is not within specification, appropriate adjustments are made to the tool recipe so that future runs (i.e., actual production runs) are within specification limits (STEP 620). For example, the polishing pressures applied by various zones in a polishing head to the wafer may be adjusted. Similarly, the slurry composition used in the bulk removal polishing process may be adjusted. As known by those of ordinary skill in the art, the exact adjustments made by the process to comport with tool specifications may be determined in view of, for example, design of experiments (DOE) information and other similar data. After qualifying bulk removal polishing platen 125a for nonuniformity, qualification shifts to copper clearing platen 125b.
Processing continues with the calculation of each of the qualification characteristics necessary to properly qualify copper clearing platen 125b. As with the bulk removal polishing qualification procedure, the qualification characteristics may take the form of either raw or processed data. In at least some embodiments of the present invention, the qualification characteristics may include a polishing rate and a nonuniformity (although other qualification characteristics are possible). In these cases, the process uses the metrology data measured during processing of the test wafer at copper clearing platen 125b (e.g., STEP 528) to calculate the polishing rate and nonuniformity of the platen (STEP 624). Specifically, the process utilizes the starting thickness of the copper residue material (as measured, e.g., at the end of the bulk removal qualification process) and the time required to clear the remaining material to determine polishing rate of the platen. The change in light intensity taken as a function of time (measured by the copper clearing platen metrology device) may be utilized to determine the nonuniformity of the wafer resulting from processing by copper clearing platen 125b.
Subsequently, the process compares the qualification characteristics against minimum tool specifications. Thus, the process compares the polishing rate against a polishing rate specification for the copper clearing platen 125b (STEP 628) and the nonuniformity against the nonuniformity specification for the copper clearing platen 125b (STEP 636). If either of these qualification characteristics is not within specification, appropriate adjustments may be made to the tool recipe so that future runs (i.e., actual production runs) are within specification limits (STEP 632 and STEP 640). After qualifying copper clearing platen 125b, qualification shifts to barrier removal polishing platen 125c.
Processing continues with the calculation of each of the qualification characteristics necessary to properly qualify barrier removal polishing platen 125c. As with the above, the qualification characteristics may take the form of either raw or processed data. In at least some embodiments of the present invention, the qualification characteristics may include a polishing rate and a nonuniformity (although other qualification characteristics are possible). In these cases, the process uses the metrology data measured during processing of the test wafer at barrier removal polishing platen 125c (e.g., STEP 540) to calculate the polishing rate and nonuniformity of the platen (STEP 644). Specifically, the process utilizes the starting thickness of the barrier material (as measured, e.g., at the end of the copper clearing qualification process), the remaining thickness of a dielectric layer (i.e., the layer underlying the barrier layer), and the total polishing time to determine the polishing rate of the platen. Similarly, the process measures the thickness of the wafer at a predetermined number of points (e.g., 15-20 points) to determine the nonuniformity of the wafer resulting from barrier removal polishing platen 125c.
Subsequently, the process compares the qualification characteristics against minimum tool specifications. Thus, the process compares the polishing rate against a polishing rate specification for barrier removal polishing platen 125c (STEP 648) and the nonuniformity against the nonuniformity specification for barrier removal polishing platen 125c (STEP 656). If either of these qualification characteristics is not within specification, appropriate adjustments may be made to the tool recipe so that future runs (i.e., actual production runs) are within specification limits (STEP 652 and STEP 660). After qualifying barrier removal polishing platen 125c, qualification shifts to defectivity.
To qualify the polishing tool for defectivity, the process compares the number of defects measured before the polishing (e.g., STEP 504) against the number of defects after polishing (e.g., STEP 544) (STEP 664), and determines whether the change in the number of defects is within specification (STEP 668). If the change in the number of defects is within specification, processing ends. However, if the change in the number of defects is not within specification, appropriate adjustments may be made to the tool recipe so that future runs (i.e., actual production runs) are within specification limits (STEP 672). For example, the chemical composition of the slurry used in one of the polishing processes may be adjusted. In other embodiments, to qualify the polishing tool for defectivity, instead of analyzing the change in the number of defects, the number of defects measured after polishing (e.g., STEP 544) is compared against a specification limit or other requirement.
As discussed above, the qualification process of the present invention may be implemented in any computer system or computer-based controller. One example of such a system is described in greater detail below with reference to
A display interface 772 interfaces display 748 and permits information from the bus 756 to be displayed on display 748. Display 748 is also an optional accessory. Communications with external devices such as the other components of the system described above, occur utilizing, for example, communication port 774. For example, port 774 may be interfaced with a bus/network linked to CMP device 20. Optical fibers and/or electrical cables and/or conductors and/or optical communication (e.g., infrared, and the like) and/or wireless communication (e.g., radio frequency (RF), and the like) can be used as the transport medium between the external devices and communication port 774. Peripheral interface 754 interfaces the keyboard 750 and mouse 752, permitting input data to be transmitted to bus 756. In addition to these components, the control system also optionally includes an infrared transmitter 778 and/or infrared receiver 776. Infrared transmitters are optionally utilized when the computer system is used in conjunction with one or more of the processing components/stations that transmits/receives data via infrared signal transmission. Instead of utilizing an infrared transmitter or infrared receiver, the control system may also optionally use a low power radio transmitter 780 and/or a low power radio receiver 782. The low power radio transmitter transmits the signal for reception by components of the production process, and receives signals from the components via the low power radio receiver.
Embodiments of the present invention contemplate that various portions of software for implementing the various aspects of the present invention as previously described can reside in the memory/storage devices.
In general, it should be emphasized that the various components of embodiments of the present invention can be implemented in hardware, software, or a combination thereof. In such embodiments, the various components and steps would be implemented in hardware and/or software to perform the functions of the present invention. Any presently available or future developed computer software language and/or hardware components can be employed in such embodiments of the present invention. For example, at least some of the functionality mentioned above could be implemented using C or C++ programming languages.
It is also to be appreciated and understood that the specific embodiments of the invention described hereinbefore are merely illustrative of the general principles of the invention. Various modifications may be made by those skilled in the art consistent with the principles set forth hereinbefore.
This application is related to and claims the priority of U.S. Provisional Application Ser. No. 60/491,974, filed Aug. 4, 2003, which is incorporated herein by reference.
| Number | Date | Country | |
|---|---|---|---|
| 60491974 | Aug 2003 | US |
