Techniques for reducing disturbance in a semiconductor memory device

Abstract

Techniques for reducing disturbance in a semiconductor memory device are disclosed. In one particular exemplary embodiment, the techniques may be realized as a semiconductor memory device having reduced disturbance. The semiconductor memory device may comprise a plurality of memory cells arranged in arrays of rows and columns. The semiconductor memory device may also comprise a plurality of data sense amplifiers, coupled to the plurality of memory cells, configured to perform one or more operations during an operation/access cycle, wherein the operation/access cycle may comprise an operation segment and a disturbance recovery segment.

Description

FIELD OF THE DISCLOSURE

The present disclosure relates generally to semiconductor memory devices and, more particularly, to techniques for reducing a disturbance in a semiconductor memory device.

BACKGROUND OF THE DISCLOSURE

There is a continuing trend to employ and/or fabricate advanced integrated circuits using techniques, materials, and devices that improve performance, reduce leakage current, and enhance overall scaling. In one conventional technique, a memory cell of a semiconductor memory device having one or more memory transistors may be read by applying a bias to a drain region of a memory transistor, as well as a bias to a gate of the memory transistor that is above a threshold voltage of the memory transistor. As such, conventional reading techniques sense an amount of channel current provided/generated in response to the application of the bias to the gate of the memory transistor to determine a state of the memory cell. For example, an electrically floating body region of the memory cell may have two or more different current states corresponding to two or more different logical states (e.g., two different current conditions/states corresponding to two different logic states: binary “0” data state and binary “1” data state).

Also, conventional writing techniques for memory cells having an N-Channel type memory transistor typically result in an excess of majority charge carriers by channel impact ionization or by band-to-band tunneling (gate-induced drain leakage “GIDL”). The majority charge carriers may be removed via drain side hole removal, source side hole removal, or drain and source hole removal, for example, using back gate pulsing.

Often, conventional reading and/or writing techniques may lead to relatively large power consumption and large voltage swings which may cause disturbance to memory cells on unselected rows in the memory device. Also, pulsing between positive and negative gate biases during read and write operations may reduce a net quantity of charge carriers in a body region of a memory cell in the semiconductor memory device, which, in turn, may gradually eliminate data stored in the memory cell. In the event that a negative voltage is applied to a gate of a memory cell transistor, thereby causing a negative gate bias, a channel of minority charge carriers beneath the gate may be eliminated. However, some of the minority charge carriers may remain “trapped” in interface defects. Some of the trapped minority charge carriers may recombine with majority charge carriers, which may be attracted to the gate, and the net charge in majority charge carriers located in the floating body region may decrease over time. This phenomenon may be characterized as charge pumping, which is a problem because the net quantity of charge carriers may be reduced in the memory cell, which, in turn, may gradually eliminate data stored in the memory cell.

Additionally, conventional reading and/or writing techniques may lead to disturbance (e.g., influence a data state stored in a memory cell) in one or more unselected memory cells. For example, a plurality of memory cells may be coupled to a common source line (SL). Although, a single memory cell may be selected for a read and/or a write operations, all memory cells coupled to the source line (SL) may receive a voltage applied to the source line (SL). Therefore, one or more unselected memory cells coupled to the source line (SL) may be disturbed (e.g., influence an amount of charged stored in the memory cells) by a voltage applied to the source line (SL).

In view of the foregoing, it may be understood that there may be significant problems and shortcomings associated with conventional techniques for reading from and/or writing to semiconductor memory devices.

SUMMARY OF THE DISCLOSURE

Techniques for reducing disturbance in a semiconductor memory device are disclosed. In one particular exemplary embodiment, the techniques may be realized as a semiconductor memory device having reduced disturbance. The semiconductor memory device may comprise a plurality of memory cells arranged in arrays of rows and columns. The semiconductor memory device may also comprise a plurality of data sense amplifiers, coupled to the plurality of memory cells, configured to perform one or more operations during an operation/access cycle, wherein the operation/access cycle may comprise an operation segment and a disturbance recovery segment.

In accordance with other aspects of this particular exemplary embodiment, the plurality of data sense amplifiers may comprise a plurality of local data sense amplifiers coupled a plurality of global data sense amplifiers via one or more global bit lines.

In accordance with further aspects of this particular exemplary embodiment, the plurality of local data sense amplifiers may be arranged in one or more local data sense amplifier subarrays 0 and one or more local data sense amplifier subarrays 1, and the plurality of global data sense amplifiers may be arranged in one or more global data sense amplifier subarrays 0 and one or more global data sense amplifier subarrays 1.

In accordance with additional aspects of this particular exemplary embodiment, the plurality of local data sense amplifiers may be coupled to a single global data sense amplifier via a single global bit line.

In accordance with other aspects of this particular exemplary embodiment, the plurality of local data sense amplifiers may be configured to determine a data state stored in one or more selected memory cells during the operation segment of the operation/access cycle.

In accordance with other aspects of this particular exemplary embodiment, the plurality of local data sense amplifiers may be configured to transfer the data state stored in the one or more selected memory cells to the plurality of global data sense amplifiers.

In accordance with further aspects of this particular exemplary embodiment, the plurality of local data sense amplifiers may be configured to determine a data state stored in one or more unselected memory cells.

In accordance with additional aspects of this particular exemplary embodiment, the plurality of local data sense amplifiers may be configured to writeback the determined data state to the one or more unselected memory cells.

In accordance with yet another aspect of this particular exemplary embodiment, the plurality of global data sense amplifiers may be configured to transfer the data state of the one or more selected memory cells back to the plurality of local data sense amplifiers.

In accordance with other aspects of this particular exemplary embodiment, disturbance recovery segment of the operation/access cycle may comprise a read operation and a writeback operation.

In accordance with further aspects of this particular exemplary embodiment, may further comprise a disturb recovery address counter configured to provide disturb recovery row address to the plurality of memory cells.

In another particular exemplary embodiment, the techniques may be realized as a method reducing disturbance in a semiconductor memory device. The method may comprise the step of providing a plurality of memory cells in arrays of rows and columns. The method may also comprise the step of performing one or more operations during an operation/access cycle, via a plurality of data sense amplifiers, on the plurality of memory cells, wherein the operation/access cycle may comprise an operation segment and a disturbance recovery segment.

In accordance with other aspects of this particular exemplary embodiment, the one or more operations may be performed during the operation segment of the operation/access cycle and the disturbance recovery segment may include a read operation and a write operation.

In accordance with further aspects of this particular exemplary embodiment, the plurality of data sense amplifiers may include a plurality of local data sense amplifiers and a plurality of global data sense amplifiers.

In accordance with additional aspects of this particular exemplary embodiment, the method may further comprise the step of determining a data state stored in one or more selected memory cells, via the plurality of local data sense amplifiers, during the operation segment of the operation/access cycle.

In accordance with yet another aspects of this particular exemplary embodiment, the method may further comprise transferring the data state stored in the one or more selected memory cells to the plurality of global data sense amplifiers.

In accordance with other aspects of this particular exemplary embodiment, the method may further comprise determining a data state stored in one or more unselected memory cells via the plurality of local data sense amplifiers.

In accordance with further aspects of this particular exemplary embodiment, the method may further comprise writing the determined data state back to the one or more unselected memory cells.

In accordance with additional aspects of this particular exemplary embodiment, the method may further comprise transferring the data state of the one or more selected memory cells from the global data sense amplifiers back to the plurality of local data sense amplifiers.

In accordance with yet another aspects of this particular exemplary embodiment, the method may further comprise providing a disturb recovery row address to the plurality of memory cells via a disturb recovery address counter.

The present disclosure will now be described in more detail with reference to exemplary embodiments thereof as shown in the accompanying drawings. While the present disclosure is described below with reference to exemplary embodiments, it should be understood that the present disclosure is not limited thereto. Those of ordinary skill in the art having access to the teachings herein will recognize additional implementations, modifications, and embodiments, as well as other fields of use, which are within the scope of the present disclosure as described herein, and with respect to which the present disclosure may be of significant utility.

BRIEF DESCRIPTION OF THE DRAWINGS

In order to facilitate a fuller understanding of the present disclosure, reference is now made to the accompanying drawings, in which like elements are referenced with like numerals. These drawings should not be construed as limiting the present disclosure, but are intended to be exemplary only.

FIG. 1 shows a schematic block diagram of a semiconductor memory device including a memory cell array, data write and sense circuitry, and memory cell selection and control circuitry in accordance with an embodiment of the present disclosure.

FIG. 2 shows a more detailed schematic block diagram of a semiconductor memory device in accordance with an embodiment of the present disclosure.

FIG. 3 shows a detailed schematic block diagram of a plurality of matrices of memory cells, a plurality of local data sense amplifiers, and a plurality of global data sense amplifiers in accordance with an embodiment of the present disclosure.

FIG. 4 shows a timing and operation diagram of a semiconductor memory device in accordance with an embodiment of the present disclosure.

DETAILED DESCRIPTION OF EXEMPLARY EMBODIMENTS

There are many embodiments described and illustrated herein. In one aspect, the present disclosures is directed to a combination of disturbance mitigation schemes which allow refresh and/or recovery of data states stored in a memory cell of a semiconductor memory device, and thereby reducing disturbance to surrounding memory cells.

Referring to FIG. 1, there is shown a schematic block diagram of a semiconductor memory device 10 comprising a memory cell array 20, data sense and write circuitry 36, and memory cell selection and control circuitry 38 in accordance with au embodiment of the present disclosure. The memory cell array 20 may comprise a plurality of memory cells 12 each coupled to a source line (SL) 30, a word line (WL) 28, and a bit line (BL) 32. The data write and sense circuitry 36 may read data from and may write data to selected memory cells 12. In an exemplary embodiment, the data write and sense circuitry 36 may include a plurality of data sense amplifiers. Each data sense amplifier may receive at least one bit line (BL) 32 and a current or voltage reference signal. For example, each data sense amplifier may be a cross-coupled type sense amplifier to sense a data state stored in a memory cell 12.

Each data sense amplifier may employ voltage and/or current sensing circuitry and/or techniques. In an exemplary embodiment, each data sense amplifier may employ current sensing circuitry and/or techniques. For example, a current sense amplifier may compare current from a selected memory cell 12 to a reference current (e.g., the current of one or more reference cells). From that comparison, it may be determined whether the selected memory cell 12 contains a logic high (binary “1” data state) or a logic low (binary “0” data state). It may be appreciated by one having ordinary skill in the all that any type or form of data write and sense circuitry 36 (including one or more sense amplifiers, using voltage or current sensing techniques, to sense a data state stored in a memory cell 12) to read data stored in memory cells 12 and/or write data to memory cells 12 may be employed.

Also, the memory cell selection and control circuitry 38 may select and/or enable: one or more predetermined memory cells 12 to facilitate reading data therefrom and/or writing data thereto by applying control signals on one or more word lines (WL) 28 and/or source lines (SL) 30. The memory cell selection and control circuitry 38 may generate such control signals using address data, for example, row address data. Moreover, the memory cell selection and control circuitry 38 may include a word line decoder and/or driver. For example, the memory cell selection and control circuitry 38 may include one or more different control/selection techniques (and circuitry therefor) to select and/or enable one or more predetermined memory cells 12. Such techniques, and circuitry therefor, should be well known to those skilled in the art. Notably, all such control/selection techniques, and circuitry therefor, whether now known or later developed, are intended to fall within the scope of the present disclosure.

In an exemplary embodiment, the semiconductor memory device 10 may implement a two step write operation whereby all memory cells 12 in a row of memory cells 12 are first written to a predetermined data state by first executing a “clear” operation, whereby all of the memory cells 12 in the row of memory cells 12 are written to logic low (binary “0” data state). Thereafter, selected memory cells 12 in the row of memory cells 12 are selectively written to the predetermined data state (e.g., logic high (binary “1” data state)). The semiconductor memory device may also implement a one step write operation whereby selective memory cells 12 in a row of memory cells 12 are selectively written to either a logic high (binary “1” data state) or a logic low (binary “0” data state without first implementing a “clear” operation. The semiconductor memory device 10 may employ any of the exemplary writing, holding, and/or reading techniques described herein.

The memory cells 12 may comprise N-channel, P-channel and/or both types of transistors. Indeed, circuitry that is peripheral to the memory array 20 (for example, sense amplifiers or comparators, row and column address decoders, as well as line drivers (not illustrated herein)) may include P-channel and/or N-channel type transistors. Where P-channel type transistors are employed in memory cells 12 in the memory array 20, suitable write and read voltages (for example, negative voltages) should be well known to those skilled in the art in light of this disclosure. Accordingly, for sake of brevity, a discussion of such suitable voltages will not be included herein.

Referring to FIG. 2, there is shown a detailed schematic block diagrams of the semiconductor memory device 10 in accordance with an embodiment of the present disclosure. The semiconductor memory device 10 may include a memory cell array 20 having a plurality of matrices 40a-n. Each of the plurality of matrices 40a-n may include a plurality of memory cells 12 arranged in arrays of rows and columns. The semiconductor memory device 10 may also include memory cell selection and control circuitry 38 having an external address input 52, a refresh address counter 54, a row address multiplexer 56, one or more disturb recovery address counters 58, one or more disturb recovery address multiplexers 60, and/or one or more row decoders 62.

In order to enable one or more memory cells 12 to be refreshed during a refresh cycle, one or more refresh control signals may be applied to the memory cells 12. A row address corresponding to memory cells 12 to be refreshed may be identified by the refresh address counter 54. The refresh address counter 54 may be coupled to the row address multiplexer 56 to generate the row address. For example, the row address multiplexer 56 may multiplex one or more signals from the refresh address counter 54 and one or more signals from the external address input 52. The row address multiplexer 56 may output one or more refresh address signals to the disturb recovery address multiplexer 60. Also, the disturb recovery address multiplexer 60 may be coupled to the disturb recovery address counter 58. The disturb recovery address multiplexer 60 may multiplex the one or more refresh address signals from the row address multiplexer 56 and one or more disturb recovery address signals from the disturb recovery address counter 58. The disturb recovery address multiplexer 60 may output one or more disturb recovery refresh address signals to the row decoder 62. The row decoder 62 may decode the one or more disturb recovery refresh address signals and provide one or more decoded disturb recovery refresh address signals (e.g., word line (WL) 28 and/or source line (SL) 30) to the matrices 40a-n of memory cells 12.

The disturb recovery address counter 58 may store disturb recovery row address information. For example, in a source line (SL) plate configuration and/or a ganged source line (SL) configuration, a plurality of unselected memory cells 12 may be disturbed for one or more operations performed on the one or more selected memory cells 12. For example, the plurality of unselected memory cells 12 may be coupled to a plurality of word lines (WL) 28 (e.g., arranged in different rows). During a refresh cycle, one or more unselected memory cells 12 coupled to a word line (WL) 28 (e.g., each row) may be refreshed. The refresh cycle may repeat and one or more unselected memory cells coupled to another word line (WL) 28 (e.g., another row) may be refreshed. The disturb recovery address counter 58 may increment or toggle to a next disturb recovery row address each time an operation is performed during an operation/access cycle. This process may repeat itself until all unselected memory cells 12 coupled to different word lines (WL) 28 (e.g., all rows) are refreshed and the disturb recovery address counter 58 is reset or cleared.

In an exemplary embodiment, 512 word lines (WL) 28 (e.g., rows) may be coupled to a plurality of memory cells, each of which in turn is coupled to a source line (SL) 30. Thus, in the event that one or more operations may be performed on one or more memory cells 12 via the source line (SL) 30 during an operation/access cycle, one or more memory cells 12 coupled to the 512 word lines (WL) 28 (e.g., rows) may be refreshed in order to reduce the disturbance.

In each operation/access cycle, memory cells 12 that are coupled to a word line (WL) 28 (e.g., word line (0)) may be refreshed, and the disturb recovery address counter 58 may be incremented or toggled to a next disturb recovery row address (e.g., from counter (0) to counter (1)). The disturb recovery address counter 58 may increment or toggle to a next disturb recovery row address until all of the memory cells 12 that are coupled to all the word lines (WL) 28 (e.g., all rows) are refreshed. The disturb recovery address counter 58 may track the number of word lines (WL) (e.g., rows) coupled to the memory cells 12 to be refreshed during the operation/access cycle.

Also, the semiconductor memory device 10 may include a plurality of local data sense amplifiers 64 coupled to the plurality of matrices 40a-n of memory cells 12 via one or more local bit lines (BL) 32, one or more data sense amplifier selection circuits 66 coupled to the plurality of local data sense amplifiers 64, one or more global data sense amplifiers 68 coupled to the plurality of local data sense amplifiers 64 via one or more global bit lines (GBL) 74, and/or an input/out (I/O) buffer 70 to output data signals representing data states stored in the memory cells 12 via a data output (DQ). For example, each data sense amplifier selection circuit 66 may enable a corresponding local data sense amplifier 64 to determine a data state stored in one or more memory cells 12 via the one or more local bit lines (BL) 32. The data state determined by each local data sense amplifier 64 may be transferred to a corresponding global data sense amplifier 68 via the one or more global bit lines (GBL) 74. Each global data sense amplifier 68 may output the data state via the input/output (I/O) buffer 70 and/or the data output (DQ).

In an exemplary embodiment, the plurality of local data sense amplifiers 64 may be arranged in a plurality of banks of local data sense amplifiers 64 coupled to the plurality of matrices 40a-n of memory cells 12. For example, each bank of local data sense amplifier 64 may be coupled to a matrix 40 of memory cells 12. Each local data sense amplifier 64 may sense a data state (e.g., logic high (binary data state “1”) or logic low (binary data state “0”)) stored in a memory cell 12. The plurality of local data sense amplifiers 64 may be controlled by the one or more data sense amplifier selection circuits 66. The data state stored in a memory cell 12 may be detected by and/or stored in a corresponding local data sense amplifier 64. Each local data sense amplifier 64 may provide the data state of a memory cell 12 to the one or more global data sense amplifiers 68 via the one or more global bit lines (GBL) 74. Each global data sense amplifier 68 may output the data state of a memory cell 12 via the input/output (I/O) buffer 70 and/or the data output (DQ).

Referring to FIG. 3, there is shown a detailed schematic block diagram of a plurality of matrices 40a-n of memory cells 12, a plurality of local data sense amplifiers 64, and a plurality of global data sense amplifiers 68 in accordance with an embodiment of the present disclosure. The plurality of matrices 40a-n of memory cells 12 may be coupled to the plurality of local data sense amplifiers 64 via one or more local bit lines (BL) 32. The plurality of global data sense amplifiers 68 may be coupled to the plurality of local data sense amplifiers 64 via one or more global bit lines (GBL) 74.

The size of the plurality of matrices 40a-n of memory cells 12 may vary depending one or more parameters (e.g., power consumption, size of semiconductor material, spacing of memory cells, and/or parameters that may affect the size of a matrix of memory cells). In an exemplary embodiment, a matrix of memory cells 12 of the plurality of matrices 40a-n of memory cells 12 may include 512 rows and 512 columns of memory cells 12.

The plurality of local data sense amplifiers 64 may be arranged into one or more banks of local data sense amplifiers 64. Each bank of local data sense amplifiers 64 may be associated with each matrix 40 of memory cells 12 of the plurality of matrices 40a-n of memory cells 12. Also, each bank of local data sense amplifiers 64 may be arranged into one or more subarrays of local data sense amplifiers 64. In an exemplary embodiment, each bank of local data sense amplifiers 64 may be arranged in two subarrays of local data sense amplifiers 64 (e.g., local data sense amplifier subarray 0 and local data sense amplifier subarray 1). The plurality of local data sense amplifiers 64 may be coupled to the memory cells 12 via local bit lines (BL) 32. Also, the plurality of local data sense amplifiers 64 may be coupled to the plurality of global data sense amplifiers 68 via global bit lines (GBL) 74.

Also, the plurality of global data sense amplifiers 68 may be arranged in one or more banks of global data sense amplifiers 68. For example, one or more banks of local data sense amplifiers 64 may be associated with a bank of the global data sense amplifiers 68. Also, each bank of the global data sense amplifiers 68 may be arranged in one or more subarrays of global data sense amplifiers 68. In an exemplary embodiment, each bank of the global data sense amplifier 68 may include two subarrays of the global data sense amplifier 68 (e.g., global data sense amplifier subarray 0 and global data sense amplifier subarray 1). For example, a global data sense amplifier subarray 0 may be associated with a local data sense amplifier subarray 0 and a global data sense amplifier subarray 1 may be associated with a global data sense amplifier subarray 1.

In another exemplary embodiment, a plurality of local data sense amplifier subarrays may be coupled to a single global data sense amplifier subarray via a global bit line (GBL) 74. For example, by coupling a plurality of local data sense amplifier subarrays to a single global data sense amplifier subarray, the pitch of the global bit lines (GBL) 74 may be reduced and thus may avoid yield problem caused by high pitch global bit lines (GBL) 74. As shown in FIG. 3, two local data sense amplifier subarrays (e.g., local data sense amplifier subarray 0 and/or local data sense amplifier subarray 1) may be coupled to a single global data sense amplifier subarray (e.g., global data sense amplifier subarray 0 and/or global data sense amplifier subarray 1) via a global bit line (GBL) 74.

In an exemplary embodiment, disturbance caused by an operation/access cycle (e.g., read, write, sense, refresh, and/or other operations) on a memory cell 12 may be reduced by dividing the operation/access cycle into a plurality of segments. For example, the operation/access cycle may be divided into an operation segment and a disturbance recovery segment. During the operation segment of the operation/access cycle, one or more selected memory cells 12 may be accessed and one or more operations may be performed. During the disturbance recovery segment of the operation/access cycle, a refresh operation (e.g., a read operation and a write back operation) may be performed to one or more unselected memory cells 12 to equalize any disturbance on the one or more unselected memory cells 12 caused by the operation on the one or more selected memory cells 12.

The disturbance recovery segment may be performed at any time during the operation/access cycle. In an exemplary embodiment, the disturbance recovery segment may be performed during the operation segment of the operation/access cycle. For example, the operation segment of the operation/access cycle may include a plurality of operations (e.g., one or more read operations, one or more precharge operations, one or more sense operations, and/or one or more write operations) performed on one or more selected memory cells 12. Also, the disturbance recovery segment of the operation/access cycle may include a refresh operation (e.g., a read operation and a write operation) performed on one or more unselected memory cells 12. In an exemplary embodiment, the disturbance recovery segment of the operation/access cycle may be performed after a first operation (e.g., a read operation) of the operation segment but before a second operation (e.g., a write operation) of the operation segment.

The operation/access cycle may start by performing an operation during the operation segment. In an exemplary embodiment, the operation segment may include a plurality of operations, and a read operation may be performed to start the operation/access cycle. For example, the read operation may be performed by applying control signals on one or more word lines (WL) 28 and/or source lines (SL) 30 generated by the memory cell selection and control circuitry 38 to one or more selected memory cells 12. One or more local data sense amplifiers 64 coupled to the one or more selected memory cells 12 may determine data states (e.g., logic low (binary “0” data state) or logic high (binary “1” data state)) stored in the one or more selected memory cells 12. Data states of the one or more selected memory cells 12 determined by the one or more local data sense amplifiers 64 may be transferred to one or more global data sense amplifiers 68 via the global bit lines (GBL) 74. For example, local data sense amplifier subarray 0 may transfer the data states of one or more selected memory cells 12 to global data sense amplifier subarray 0 via the global bit lines (GBL) 74. Also, local data sense amplifier subarray 1 may transfer the data states of one or more selected memory cells 12 to global data sense amplifier subarray 1 via global bit lines (GBL) 74.

In another embodiment, the local data sense amplifiers 64 may transfer the data states of one or more selected memory cells 12 to the global data sense amplifiers 68 sequentially. For example, local data sense amplifier subarray 0 may transfer the data states of one or more selected memory cells 12 to global data sense amplifier subarray 0 first before local data sense amplifier subarray 1 may transfer the data states of one or more selected memory cells 12 to global data sense amplifier subarray 1.

After an initial operation (e.g., read operation) of the operation segment is performed, the operation/access cycle may perform the disturbance recovery segment. For example, the disturbance recovery segment may include a refresh operation having a read operation and a writeback operation. In an exemplary embodiment, the memory cell selection and control circuitry 38 may transmit one or more control signals on one or more word lines (WL) 28 and/or source lines (SL) 30 to one or more unselected memory cells 12. For example, the one or more unselected memory cells 12 may include one or more memory cells 12 that may be coupled to the same source line (SL) 30 as the one or more selected memory cells 12. The local data sense amplifiers 64 may determine a data state stored in the one or more unselected memory cells 12 and perform a writeback operation to the one or more disturbed memory cells 12 during an operation/access cycle. During a normal operation/access cycle without a disturbance recovery segment, the maximum number of disturb cycles received by the memory cells 12 may be equal to a refresh interval divided by an operation/access cycle time. For example, if the refresh interval is 64 milliseconds and the operation/access cycle time is 50 nanoseconds, then the maximum number of disturb cycles received the memory cells 12 is equal to 1.28 million (e.g., 64 ms/50 ns) memory cells 12.

In an exemplary embodiment, the maximum number of disturb cycles received by the memory cells 12 with a disturbance recovery segment during an operation/access cycle may be reduced and may vary based at least in part on source line (SL) 30 configurations. For example, in a single source line (SL) configuration (e.g., two memory cells 12 share a source line (SL) 30), a maximum number of disturb cycles received by the memory cells 12 to be refreshed during a disturbance recovery segment of an operation/access cycle may be one. In a source line (SL) plate configuration (e.g., a plurality of memory cells 12 coupled to a source line (SL) plate), a maximum number of disturb cycles received by the memory cells 12 to be refreshed during a disturbance recovery segment of an operation/access cycle may be equal to a total number of rows of memory cells 12 coupled to the source line (SL) plate multiplied by two, minus one. For example, in the event that 512 rows of memory cells 12 are coupled to a source line (SL) plate, a maximum number of disturbed cycles received by the memory cells during a disturbance recovery segment of an operation/access cycle may be 1023 (e.g., 512×2−1).

In a ganged source line (SL) configuration (e.g., a plurality of source lines (SL) 30 are coupled together), a maximum number of disturb cycles received by the memory cells to be refreshed during a disturbance recovery segment of an operation/access cycle may be equal to a number of source lines (SL) coupled together multiplied by 4, minus 1. For example, in the event that 16 source lines (SL) 30 are coupled together, a maximum number of disturb cycles of received by the memory cells 12 to be refreshed during a disturbance recovery segment may be 63 (e.g., 16×4−1).

After performing a disturbance recovery segment, the operation segment of the operation/access cycle may be resumed, and a second operation (e.g., a writeback operation) may be performed. In an exemplary embodiment, the global data sense amplifiers 68 may transfer the data states of one or more selected memory cells 12 back to the local data sense amplifiers 64 via the global bit lines (GBL) 74 during an initiation period of the writeback operation. For example, the global data sense amplifiers 68 may transfer the data states of one or more selected memory cells 12 back to the local data sense amplifiers 64 during a pre-charge period of the writeback operation. The global data sense amplifiers 68 may transfer the data states of one or more selected memory cells 12 back to the local data sense amplifiers 64 in a opposite manner as the local data sense amplifiers 64 transfer the data states of one or more selected memory cells 12 to the global data sense amplifiers 68, as discussed above.

The local data sense amplifiers 64 may receive the data states of one or more selected memory cells 12 from the global data sense amplifiers 68 and the local data sense amplifiers 64 may be pre-charged to a predetermined voltage/current level. The local data sense amplifiers 64 may write the data states of the one or more selected memory cells 12 back to the one or more selected memory cells 12 to complete a writeback operation.

Referring to FIG. 4, there is shown a timing and operation diagram of a semiconductor memory device in accordance with an embodiment of the present disclosure. As discussed above, during an operation/access cycle, one or more operations may be performed on the plurality of matrices 40a-n of memory cells 12 based on one or more active commands. For example, during an operation/access cycle, one or more active commands may include an active command (Act) to activate the plurality of matrices 40a-n of memory cells 12 to perform one or more operations, a write command (Write) to perform a write operation, and/or a precharge command (Pcg) to precharge one or more data sense amplifiers. For example, at the start T(0) of an operation/access cycle, an active command (Act) may be executed to activate the plurality of matrices 40a-n of memory cells 12 to perform one or more operations. In an exemplary embodiment, one or more row signals applied to the plurality of matrices 40a-n of memory cells 12 may be established during a time interval (tRCD) between the start of the active command (Act) and the start of an operation command (e.g., write command or read command). As illustrated in FIG. 4, the time interval (tRCD) between the start of the active command (Act) and the start of a write command (Write) may be 11.25 nanoseconds.

At time T(1), one or more read operations may be performed for one or more memory cells 12 coupled to one or more selected word lines (WL) 28. For example, one or more read control signals may be applied to one or more selected memory cells 12 via word lines (WL) 28, source lines (SL) 30, and/or bit lines (BL) 32.

At time T(2), a plurality of local data sense amplifiers 64 may be enabled. For example, a plurality of local data sense amplifiers 64 coupled to the one or more selected memory cells 12 may be enabled to detect data states (e.g., logic low (binary data state “0” or logic high (binary data state “1”) stored in the one or more selected memory cells 12. As illustrated in FIG. 4, local data sense amplifier subarray (A0) and the local data sense amplifier subarray (A1) may be enabled to detect data states (e.g., logic low (binary data state “0”) or logic high (binary data state “1”)) stored in the one or more selected memory cells 12. Also, the data states of the one or more selected memory cells 12 may be stored in the plurality of local data sense amplifiers 64.

At times T(3) and T(4), the plurality of local data sense amplifiers 64 may transfer the data state of the one or more selected memory cells 12 to the global data sense amplifiers 68. In an exemplary embodiment, the plurality of local data sense amplifiers 64 may transfer the data state of the one or more selected memory cells 12 to the global data sense amplifiers 68 sequentially. For example, at time T(3), local data sense amplifier subarray (A0) may transfer the data states of one or more selected memory cells 12 to global data sense amplifier subarray 0 via the global bit lines (GBL) 74. Also, at time T(4), local data sense amplifier subarray (A1) may transfer the data state of the one or more selected memory cells 12 to global data sense amplifier subarray 1 via the global bit lines (GBL) 74.

At time T(5), the one or more read operations performed on the one or more memory cells 12 coupled to one or more selected word lines (WL) 28 may be completed.

At time T(6), a disturbance recovery segment of the operation/access cycle may be performed on one or more unselected memory cells 12 (e.g., coupled to previously unselected word lines (WL) 28). In an exemplary embodiment, the disturbance recovery segment may include a read operation and a writeback operation. At time T(6), a read operation may be performed on one or more unselected memory cells 12 coupled to one or more previously unselected word lines (WL) 28 (e.g., one or more unselected memory cells 12). For example, one or more read control signals may be applied to the one or more unselected memory cells 12 via word lines (WL) 28, source lines (SL) 30, and/or bit lines (BL) 32.

At time T(7), a plurality of local data sense amplifiers 64 may be enabled. For example, a plurality of local data sense amplifiers 64 coupled to the one or more unselected memory cells 12 may be enabled to detect data states (e.g., logic low (binary data state “0”) or logic high (binary data state “1”)) stored in the one or more unselected memory cells 12. As illustrated in FIG. 4, local data sense amplifier subarray (A0) and local data sense amplifier subarray (A1) may be enabled to detect data states (e.g., logic low (binary data state “0”) or logic high (binary data state “1”)) stored in the one or more unselected memory cells 12. Also, the data states of the one or more unselected memory cells 12 may be stored in the plurality of local data sense amplifiers 64.

At times T(8) and T(9), the plurality of local data sense amplifiers 64 storing the data states of the one or more unselected memory cells 12 may perform a writeback operation. For example, the plurality of local data sense amplifiers 64 may write the detected data states back to the one or more unselected memory cells 12. At time T(9), the plurality of local data sense amplifiers 64 may complete the writeback operation.

At times T(10)-T(13), a plurality of bursts of data may be stored in the plurality of global data sense amplifiers 68. In an exemplary embodiment, four bursts of data may be stored in the plurality of global data sense amplifiers 68. The four bursts of data may be stored in global data sense amplifier subarray 0 and/or the global data sense amplifier subarray 1.

At time T(14), the precharge command (Pcg) may be executed. For example, the plurality of the local data sense amplifiers 64 may be precharged in preparation to perform one or more operations (e.g., write operation). As illustrated in FIG. 4, the precharge interval (tRP) may be 11.25 nanoseconds.

At times T(15) and T(16), the plurality of global data sense amplifiers 68 may transfer the data states of the one or more selected memory cells 12 back to the local data sense amplifiers 64. In an exemplary embodiment, the plurality of global data sense amplifiers 68 may transfer the data states of the one or more selected memory cells 12 back to the local data sense amplifiers 64 sequentially. For example, at time T(15), global data sense amplifier subarray 0 may transfer the data states of one or more selected memory cells 12 back to local data sense amplifier subarrays (A0) via the global bit lines (GBL) 74. Also, at time T(16), global data sense amplifier subarray 1 may transfer the data states of one or more selected memory cells 12 back to local data sense amplifier subarray (A1) via the global bit lines (GBL) 74.

At times T(17) and T(18), the plurality of local data sense amplifiers 64 storing the data states of the one or more selected memory cells 12 may perform a writeback operation. For example, the plurality of local data sense amplifiers 64 may write the data states received from the plurality of global data sense amplifiers 68 to the one or more selected memory cells 12. At time T(18), the plurality of local data sense amplifiers 64 may complete the writeback operation to the one or more selected memory cells 12.

At this point it should be noted that reducing disturbance in a semiconductor memory device in accordance with the present disclosure as described above typically involves the processing of input data and the generation of output data to some extent. This input data processing and output data generation may be implemented in hardware or software. For example, specific electronic components may be employed in a semiconductor memory device or similar or related circuitry for implementing the functions associated with reducing disturbance in a semiconductor memory device in accordance with the present disclosure as described above. Alternatively, one or more processors operating in accordance with instructions may implement the functions associated with reducing a voltage swing in accordance with the present disclosure as described above. If such is the case, it is within the scope of the present disclosure that such instructions may be stored on one or more processor readable media (e.g., a magnetic disk or other storage medium), or transmitted to one or more processors via one or more signals embodied in one or more carrier waves.

The present disclosure is not to be limited in scope by the specific embodiments described herein. Indeed, other various embodiments of and modifications to the present disclosure, in addition to those described herein, will be apparent to those of ordinary skill in the art from the foregoing description and accompanying drawings. Thus, such other embodiments and modifications are intended to fall within the scope of the present disclosure. Further, although the present disclosure has been described herein in the context of a particular implementation in a particular environment for a particular purpose, those of ordinary skill in the art will recognize that its usefulness is not limited thereto and that the present disclosure may be beneficially implemented in any number of environments for any number of purposes. Accordingly, the claims set forth below should be construed in view of the full breadth and spirit of the present disclosure as described herein.

Claims

1. A method for performing disturbance recovery in a semiconductor memory device having a plurality of memory cells, the method comprising: performing a first read operation on a selected memory cell coupled to a selected word line;storing a data state detected in the selected memory cell in a local data sense amplifier coupled to the selected memory cell;transferring the data state detected in the selected memory cell from the local data sense amplifier to a global data sense amplifier;performing a second read operation on a previously unselected memory cell coupled to a previously unselected word line;storing a data state detected in the previously unselected memory cell in the local data sense amplifier coupled to the previously unselected memory cell;performing a write operation on the previously unselected memory cell, wherein the detected data state is written back to the previously unselected memory cell from the local data sense amplifier;transferring the data state detected in the selected memory cell from the global data sense amplifier back to the local data sense amplifier; andperforming a write operation on the selected memory cell, wherein the detected data state is written back to the selected memory cell from the local data sense amplifier.

2. The method according to claim 1, wherein performing the second read operation comprises applying one or more read control signals to the previously unselected memory cell via the previously unselected word line, a source line, and/or a bit line.

3. The method according to claim 1, wherein the local data sense amplifier is configured to detect a logic low date state or a logic high data state stored in the previously unselected memory cell.

4. The method according to claim 1, wherein the local data sense amplifier is configured to detect the data state stored in the previously unselected memory cell and store the detected data state in the local data sense amplifier.

5. The method according to claim 1, wherein performing a second read operation on a previously unselected memory cell coupled to a previously unselected word line comprises performing the second read operation on one or more previously unselected memory cells coupled to one or more previously unselected word lines.

6. The method according to claim 5, wherein the local data sense amplifier is configured to detect a data state stored in the previously unselected memory cell by enabling one or more local data sense amplifiers to detect data states stored in the one or more previously unselected memory cells.

7. The method according to claim 1, wherein performing the first read operation comprises applying one or more read control signals to the selected memory cell via the selected word line, a source line, and/or a bit line.

8. The method according to claim 7, wherein the local data sense amplifier coupled to the selected memory cell is configured to detect a data state stored in the selected memory cell.

9. The method according to claim 8, wherein the local data sense amplifier coupled to the selected memory cell is configured to transfer the detected data state to the global data sense amplifier.

10. The method according to claim 9, wherein the local data sense amplifier transfers the detected data state to a global data sense amplifier via a global bit line.

11. The method according to claim 10, further comprising precharging the local data sense amplifier before transferring the data state of the selected memory cell from the global data sense amplifier back to the local data sense amplifier.

12. The method according to claim 11, wherein the data state of the selected memory cell is transferred from the global data sense amplifier back to the local data sense amplifier after the detected data state is written back to the previously unselected memory cell from the local data sense amplifier.

13. The method according to claim 1, wherein performing a first read operation on a selected memory cell coupled to a selected word line comprises performing the first read operation on one or more selected memory cells coupled to one or more selected word lines.

14. The method according to claim 13, further comprising enabling one or more local data sense amplifiers coupled to the one or more selected memory cells to detect a data state stored in the one or more selected memory cells.

15. The method according to claim 14, further comprising enabling the one or more local data sense amplifiers coupled to the one or more selected memory cells to transfer the detected data states to one or more global data sense amplifiers.

16. The method according to claim 15, wherein the one or more local data sense amplifiers transfer the detected data states to one or more global data sense amplifiers via one or more global bit lines.

17. The method according to claim 16, further comprising transferring the data states of the one or more selected memory cells from the one or more global data sense amplifiers back to the plurality of local data sense amplifiers.

18. The method according to claim 17, wherein the data states of the one or more selected memory cells are transferred from the one or more global data sense amplifiers back to the one or more local data sense amplifiers after the detected data states are written back to the one or more previously unselected memory cells from the one or more local data sense amplifiers.