Sense or sense/refresh amplifiers, or associated sense circuitry

Industry

CPC
G11C11/4091

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G11Information storage G11CSTATIC STORES G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements Storage elements therefor

Current Industry

G11C11/4091Sense or sense/refresh amplifiers, or associated sense circuitry

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Memory module for detecting and correcting a row direction error an...
- Patent number 12,282,388
- Issue date Apr 22, 2025
- SK hynix Inc.
- Yong Wan Hwang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Microelectronic devices including control logic circuitry overlying...
- Patent number 12,284,798
- Issue date Apr 22, 2025
- Micron Technology, Inc.
- Yuan He
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device and sense amplifier capable of performing in-memory l...
- Patent number 12,277,964
- Issue date Apr 15, 2025
- Windbond Electronics Corp.
- Shu-Sen Lin
- G11 - INFORMATION STORAGE
Information Patent Grant
Metal gate memory device and method
- Patent number 12,274,051
- Issue date Apr 8, 2025
- Micron Technology, Inc.
- Hyucksoo Yang
- G11 - INFORMATION STORAGE
Information Patent Grant
DRAM sense amplifier architecture with reduced power consumption an...
- Patent number 12,267,996
- Issue date Apr 1, 2025
- ATOMERA INCORPORATED
- Richard Stephen Roy
- G11 - INFORMATION STORAGE
Information Patent Grant
Amplification circuit, control method, and memory
- Patent number 12,266,397
- Issue date Apr 1, 2025
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Weibing Shang
- G11 - INFORMATION STORAGE
Information Patent Grant
In-memory computing circuit and method, and semiconductor memory
- Patent number 12,260,900
- Issue date Mar 25, 2025
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Heng-Chia Chang
- G11 - INFORMATION STORAGE
Information Patent Grant
Apparatus with power-based data protection mechanism and methods fo...
- Patent number 12,260,895
- Issue date Mar 25, 2025
- Micron Technology, Inc.
- Bryce D. Cook
- G11 - INFORMATION STORAGE
Information Patent Grant
Static random access memory circuit and read/write operation method...
- Patent number 12,254,920
- Issue date Mar 18, 2025
- UPBEAT TECHNOLOGY CO., LTD
- Bing-Chen Wu
- G11 - INFORMATION STORAGE
Information Patent Grant
Sense amplifier circuit architecture
- Patent number 12,254,921
- Issue date Mar 18, 2025
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Guifen Yang
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor-element-including memory device
- Patent number 12,249,366
- Issue date Mar 11, 2025
- Unisantis Electronics Singapore Pte. Ltd.
- Koji Sakui
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device capable of performing in-memory computing
- Patent number 12,249,365
- Issue date Mar 11, 2025
- Windbond Electronics Corp.
- Shu-Sen Lin
- G11 - INFORMATION STORAGE
Information Patent Grant
Integrated assemblies comprising vertically-stacked decks with inte...
- Patent number 12,249,598
- Issue date Mar 11, 2025
- Micron Technology, Inc.
- Werner Juengling
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor-element-including memory device
- Patent number 12,245,417
- Issue date Mar 4, 2025
- Unisantis Electronics Singapore Pte. Ltd.
- Koji Sakui
- G11 - INFORMATION STORAGE
Information Patent Grant
Layouts for sense amplifiers and related apparatuses and systems
- Patent number 12,243,579
- Issue date Mar 4, 2025
- Micron Technology, Inc.
- Yuko Watanabe
- G11 - INFORMATION STORAGE
Information Patent Grant
Fin field effect transistor sense amplifier circuitry and related a...
- Patent number 12,243,580
- Issue date Mar 4, 2025
- Micron Technology, Inc.
- Yuan He
- G11 - INFORMATION STORAGE
Information Patent Grant
Output driver level-shifting latch circuit for dual-rail memory
- Patent number 12,243,581
- Issue date Mar 4, 2025
- Synopsys, Inc.
- Harold Pilo
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory cell biasing techniques during a read operation
- Patent number 12,237,002
- Issue date Feb 25, 2025
- Micron Technology, Inc.
- Andrea Locatelli
- G11 - INFORMATION STORAGE
Information Patent Grant
Nonvolatile memory devices that support enhanced power saving durin...
- Patent number 12,237,005
- Issue date Feb 25, 2025
- Samsung Electronics Co., Ltd.
- Artur Antonyan
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device and memory system having the same
- Patent number 12,236,994
- Issue date Feb 25, 2025
- Samsung Electronics Co., Ltd.
- Jongmin Bang
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device
- Patent number 12,236,998
- Issue date Feb 25, 2025
- Samsung Electronics Co., Ltd.
- Seongjin Cho
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Sense amplifier circuit with precharge, memory device including the...
- Patent number 12,237,000
- Issue date Feb 25, 2025
- Samsung Electronics Co., Ltd.
- Changyoung Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device, memory device, and electronic device
- Patent number 12,230,314
- Issue date Feb 18, 2025
- Semiconductor Energy Laboratory Co., Ltd.
- Tatsuya Onuki
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device having 2-transistor vertical memory cell
- Patent number 12,232,311
- Issue date Feb 18, 2025
- Micron Technology, Inc.
- Srinivas Pulugurtha
- G11 - INFORMATION STORAGE
Information Patent Grant
Apparatuses and methods for scatter and gather
- Patent number 12,230,354
- Issue date Feb 18, 2025
- Jason T. Zawodny
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method of and apparatus for refreshing memory devices
- Patent number 12,217,785
- Issue date Feb 4, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Ming-Yen Chuang
- G11 - INFORMATION STORAGE
Information Patent Grant
Control amplification circuit, sensitive amplifier and semiconducto...
- Patent number 12,217,789
- Issue date Feb 4, 2025
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Daoxun Wu
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory array connections
- Patent number 12,217,790
- Issue date Feb 4, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Chieh Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Apparatuses and methods for controlling sense amplifier operation
- Patent number 12,217,788
- Issue date Feb 4, 2025
- Micron Technology, Inc.
- Christopher G. Wieduwilt
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory circuit and method of operating same
- Patent number 12,217,792
- Issue date Feb 4, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Atul Katoch
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
MEMORY DEVICE HAVING HEXAGONAL MEMORY CELLS
- Publication number 20250133720
- Publication date Apr 24, 2025
- Micron Technology, Inc.
- Fatma Arzum Simsek-Ege
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUSES AND METHODS FOR ROW HAMMER COUNTER INITIALIZATION
- Publication number 20250131955
- Publication date Apr 24, 2025
- Micron Technology, Inc.
- Yuan He
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICE AND MEMORY DEVICE INCLUDING COMPLEMENTARY DELA...
- Publication number 20250124968
- Publication date Apr 17, 2025
- SK HYNIX INC.
- Jae KWON
- G11 - INFORMATION STORAGE
Information Patent Application
OFFSET COMPENSATED SENSE AMPLIFIER AND MEMORY DEVICES INCLUDING THE...
- Publication number 20250124970
- Publication date Apr 17, 2025
- Samsung Electronics Co., Ltd.
- Miji Jang
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE AND MEMORY SYSTEM INCLUDING THE SAME
- Publication number 20250124974
- Publication date Apr 17, 2025
- Samsung Electronics Co., Ltd.
- Daehyeon KWON
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICES AND OPERATING METHODS THEREOF
- Publication number 20250124969
- Publication date Apr 17, 2025
- Samsung Electronics Co., Ltd.
- Changyoung Lee
- G11 - INFORMATION STORAGE
Information Patent Application
Single-Ended Sense Amplifiers And Methods For Operating Same
- Publication number 20250124971
- Publication date Apr 17, 2025
- ATOMERA INCORPORATED
- Richard S. Roy
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUSES AND METHODS FOR SINGLE AND MULTI MEMORY CELL ARCHITECTURES
- Publication number 20250118352
- Publication date Apr 10, 2025
- Micron Technology, Inc.
- Yang Lu
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUSES AND METHODS FOR SINGLE AND MULTI MEMORY CELL ARCHITECTURES
- Publication number 20250118353
- Publication date Apr 10, 2025
- Micron Technology, Inc.
- Yang Lu
- G11 - INFORMATION STORAGE
Information Patent Application
TARGETED COMMAND/ADDRESS PARITY LOW LIFT
- Publication number 20250117291
- Publication date Apr 10, 2025
- Lodestar Licensing Group LLC
- Aaron P. Boehm
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR MEMORY DEVICE HAVING MEMORY CHIP BONDED TO A CMOS CHI...
- Publication number 20250118354
- Publication date Apr 10, 2025
- KIOXIA Corporation
- Hiroshi MAEJIMA
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUSES AND METHODS FOR SINGLE AND MULTI MEMORY CELL ARCHITECTURES
- Publication number 20250118351
- Publication date Apr 10, 2025
- Micron Technology, Inc.
- Yang Lu
- G11 - INFORMATION STORAGE
Information Patent Application
RESERVOIR DEVICE AND RESERVOIR ARRAY
- Publication number 20250111874
- Publication date Apr 3, 2025
- Macronix International Co., Ltd.
- Yu-Hsuan LIN
- G11 - INFORMATION STORAGE
Information Patent Application
SIGNAL ROUTING BETWEEN MEMORY DIE AND LOGIC DIE
- Publication number 20250104761
- Publication date Mar 27, 2025
- Micron Technology, Inc.
- Sean S. Eilert
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
STACKED MEMROY LAYERS WITH GLOBAL BIT LINE OR GLOBAL WORD LINE
- Publication number 20250104760
- Publication date Mar 27, 2025
- Intel Corporation
- Abhishek A. Sharma
- G11 - INFORMATION STORAGE
Information Patent Application
DYNAMIC RANDOM-ACCESS MEMORY STRUCTURE WITH HIGH SPEED AND WIDE BUS
- Publication number 20250104763
- Publication date Mar 27, 2025
- Invention And Collaboration Laboratory, Inc.
- Chao-Chun Lu
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE
- Publication number 20250104759
- Publication date Mar 27, 2025
- KIOXIA Corporation
- Tsuneo Inaba
- G11 - INFORMATION STORAGE
Information Patent Application
CONNECTIONS OF BIT LINES AND WORD LINES IN STACKED MEMORY LAYERS TO...
- Publication number 20250095693
- Publication date Mar 20, 2025
- Intel Corporation
- Abhishek A. Sharma
- G11 - INFORMATION STORAGE
Information Patent Application
BITLINE MULTI-LEVEL VOLTAGE SENSING CIRCUIT
- Publication number 20250095717
- Publication date Mar 20, 2025
- Korea Advanced Institute of Science and Technology
- Seong Hwan CHO
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE AND OPERATING METHOD THEREOF
- Publication number 20250095720
- Publication date Mar 20, 2025
- Macronix International Co., Ltd.
- Yu-Hsuan LIN
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUSES AND METHODS FOR OPERATIONS IN A SELF-REFRESH STATE
- Publication number 20250095708
- Publication date Mar 20, 2025
- Lodestar Licensing Group LLC
- Perry V. Lea
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CAPACITANCE BALANCING IN SEMICONDUCTOR DEVICES
- Publication number 20250095718
- Publication date Mar 20, 2025
- Micron Technology, Inc.
- Eric Carman
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR STORAGE DEVICE
- Publication number 20250087263
- Publication date Mar 13, 2025
- KIOXIA Corporation
- Manabu SATO
- G11 - INFORMATION STORAGE
Information Patent Application
SIGNAL DROP COMPENSATED MEMORY
- Publication number 20250087289
- Publication date Mar 13, 2025
- Micron Technology, Inc.
- Ferdinando Bedeschi
- G11 - INFORMATION STORAGE
Information Patent Application
UNIVERSAL MEMORIES FOR IN-MEMORY COMPUTING
- Publication number 20250086443
- Publication date Mar 13, 2025
- Macronix International Co., Ltd.
- Feng-Min Lee
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHODS OF FORMING MICROELECTRONIC DEVICES, AND RELATED MICROELECTR...
- Publication number 20250078911
- Publication date Mar 6, 2025
- Micron Technology, Inc.
- Fatma Arzum Simsek-Ege
- G11 - INFORMATION STORAGE
Information Patent Application
DISCHARGING AN ACCESS DEVICE IN A MEMORY DEVICE
- Publication number 20250078903
- Publication date Mar 6, 2025
- Micron Technology, Inc.
- Huy T. Vo
- G11 - INFORMATION STORAGE
Information Patent Application
BIT LINE DIRECT CHARGE
- Publication number 20250078907
- Publication date Mar 6, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Chi Lo
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY AND OPERATION METHOD THEREOF
- Publication number 20250069639
- Publication date Feb 27, 2025
- SK HYNIX INC.
- Sang Woo YOON
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR DEVICE HAVING ARRAY CONTROL CIRCUIT CONTROLLING SENSE...
- Publication number 20250069647
- Publication date Feb 27, 2025
- Micron Technology, Inc.
- Hirokazu Ato
- G11 - INFORMATION STORAGE

Sense or sense/refresh amplifiers, or associated sense circuitry

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Memory module for detecting and correcting a row direction error an...

Microelectronic devices including control logic circuitry overlying...

Memory device and sense amplifier capable of performing in-memory l...

Metal gate memory device and method

DRAM sense amplifier architecture with reduced power consumption an...

Amplification circuit, control method, and memory

In-memory computing circuit and method, and semiconductor memory

Apparatus with power-based data protection mechanism and methods fo...

Static random access memory circuit and read/write operation method...

Sense amplifier circuit architecture

Semiconductor-element-including memory device

Memory device capable of performing in-memory computing

Integrated assemblies comprising vertically-stacked decks with inte...

Semiconductor-element-including memory device

Layouts for sense amplifiers and related apparatuses and systems

Fin field effect transistor sense amplifier circuitry and related a...

Output driver level-shifting latch circuit for dual-rail memory

Memory cell biasing techniques during a read operation

Nonvolatile memory devices that support enhanced power saving durin...

Semiconductor memory device and memory system having the same

Semiconductor device

Sense amplifier circuit with precharge, memory device including the...

Semiconductor device, memory device, and electronic device

Memory device having 2-transistor vertical memory cell

Apparatuses and methods for scatter and gather

Method of and apparatus for refreshing memory devices

Control amplification circuit, sensitive amplifier and semiconducto...

Memory array connections

Apparatuses and methods for controlling sense amplifier operation

Memory circuit and method of operating same

Patents Applicationslast 30 patents

MEMORY DEVICE HAVING HEXAGONAL MEMORY CELLS

APPARATUSES AND METHODS FOR ROW HAMMER COUNTER INITIALIZATION

SEMICONDUCTOR DEVICE AND MEMORY DEVICE INCLUDING COMPLEMENTARY DELA...

OFFSET COMPENSATED SENSE AMPLIFIER AND MEMORY DEVICES INCLUDING THE...

MEMORY DEVICE AND MEMORY SYSTEM INCLUDING THE SAME

MEMORY DEVICES AND OPERATING METHODS THEREOF

Single-Ended Sense Amplifiers And Methods For Operating Same

APPARATUSES AND METHODS FOR SINGLE AND MULTI MEMORY CELL ARCHITECTURES

APPARATUSES AND METHODS FOR SINGLE AND MULTI MEMORY CELL ARCHITECTURES

TARGETED COMMAND/ADDRESS PARITY LOW LIFT

SEMICONDUCTOR MEMORY DEVICE HAVING MEMORY CHIP BONDED TO A CMOS CHI...

APPARATUSES AND METHODS FOR SINGLE AND MULTI MEMORY CELL ARCHITECTURES

RESERVOIR DEVICE AND RESERVOIR ARRAY

SIGNAL ROUTING BETWEEN MEMORY DIE AND LOGIC DIE

STACKED MEMROY LAYERS WITH GLOBAL BIT LINE OR GLOBAL WORD LINE

DYNAMIC RANDOM-ACCESS MEMORY STRUCTURE WITH HIGH SPEED AND WIDE BUS

MEMORY DEVICE

CONNECTIONS OF BIT LINES AND WORD LINES IN STACKED MEMORY LAYERS TO...

BITLINE MULTI-LEVEL VOLTAGE SENSING CIRCUIT

MEMORY DEVICE AND OPERATING METHOD THEREOF

APPARATUSES AND METHODS FOR OPERATIONS IN A SELF-REFRESH STATE

CAPACITANCE BALANCING IN SEMICONDUCTOR DEVICES

SEMICONDUCTOR STORAGE DEVICE

SIGNAL DROP COMPENSATED MEMORY

UNIVERSAL MEMORIES FOR IN-MEMORY COMPUTING

METHODS OF FORMING MICROELECTRONIC DEVICES, AND RELATED MICROELECTR...

DISCHARGING AN ACCESS DEVICE IN A MEMORY DEVICE

BIT LINE DIRECT CHARGE

MEMORY AND OPERATION METHOD THEREOF

SEMICONDUCTOR DEVICE HAVING ARRAY CONTROL CIRCUIT CONTROLLING SENSE...