Techniques for refreshing a semiconductor memory device

Information

  • Patent Grant
  • 9142264
  • Patent Number
    9,142,264
  • Date Filed
    Monday, January 13, 2014
    10 years ago
  • Date Issued
    Tuesday, September 22, 2015
    9 years ago
Abstract
Techniques for refreshing a semiconductor memory device are disclosed. In one particular exemplary embodiment, the techniques may be realized as a semiconductor memory device including a plurality of memory cells arranged in an array of rows and columns. Each memory cell may include a first region coupled to a source line and a second region coupled to a carrier injection line. Each memory cell may also include a body region capacitively coupled to at least one word line and disposed between the first region and the second region and a decoupling resistor coupled to at least a portion of the body region.
Description
FIELD OF THE DISCLOSURE

The present disclosure relates generally to semiconductor memory devices and, more particularly, to techniques for refreshing a semiconductor memory device.


BACKGROUND OF THE DISCLOSURE

The semiconductor industry has experienced technological advances that have permitted increases in density and/or complexity of semiconductor memory devices. Also, the technological advances have allowed decreases in power consumption and package sizes of various types of semiconductor memory devices. There is a continuing trend to employ and/or fabricate advanced semiconductor memory devices using techniques, materials, and devices that improve performance, reduce leakage current, and enhance overall scaling. Silicon-on-insulator (SOI) and bulk substrates are examples of materials that may be used to fabricate such semiconductor memory devices. Such semiconductor memory devices may include, for example, partially depleted (PD) devices, fully depleted (FD) devices, multiple gate devices (e.g., double, triple gate, or surrounding gate), and Fin-FET devices.


A semiconductor memory device may include a memory cell having a memory transistor with an electrically floating body region wherein electrical charge may be stored. When excess majority electrical charges carriers are stored in the electrically floating body region, the memory cell may store a logic high (e.g., binary “1” data state). When the electrical floating body region is depleted of majority electrical charge carriers, the memory cell may store a logic low (e.g., binary “0” data state). Also, a semiconductor memory device may be fabricated on silicon-on-insulator (SOI) substrates or bulk substrates (e.g., enabling body isolation). For example, a semiconductor memory device may be fabricated as a three-dimensional (3-D) device (e.g., a multiple gate device, a Fin-FET device, and a vertical pillar device).


In one conventional technique, the memory cell of the semiconductor memory device may be read by applying bias signals to a source/drain region and a gate of the memory transistor. As such, a conventional reading technique may involve sensing an amount of current provided/generated by/in the electrically floating body region of the memory cell in response to the application of the source/drain region and gate bias signals to determine a data state of the memory cell. For example, the memory cell may have two or more different current states corresponding to two or more different logical states (e.g., two different current conditions/states corresponding to two different logic states: a binary “0” data state and a binary “1” data state).


In another conventional technique, the memory cell of the semiconductor memory device may be written to by applying bias signals to the source/drain region(s) and the gate of the memory transistor. As such, a conventional writing technique may result in an increase/decrease of majority charge carriers in the electrically floating body region of the memory cell which, in turn, determines the data state of the memory cell. Such an excess of majority charge carriers may result from channel impact ionization, band-to-band tunneling (gate-induced drain leakage “GIDL”), or direct injection. Majority charge carriers may be removed via drain region hole removal, source region hole removal, or drain and source region hole removal, for example, using back gate pulsing.


Often, conventional reading and/or writing operations may lead to relatively large power consumption and large voltage potential swings which may cause disturbance to unselected memory cells in the semiconductor memory device. Also, pulsing between positive and negative gate biases during read and write operations may reduce a net quantity of majority charge carriers in the electrically floating body region of the memory cell, which, in turn, may result in an inaccurate determination of the data state of the memory cell. Furthermore, in the event that a bias signal having a voltage potential that is below a threshold voltage potential of the memory transistor is applied to the gate of the memory transistor, a channel of minority charge carriers beneath the gate may be eliminated. However, some of the minority charge carriers may remain “trapped” in interface defects. Some of the trapped minority charge carriers may combine with majority charge carriers, which may be attracted to the gate as a result of the applied bias signal. As a result, the net quantity of majority charge carriers in the electrically floating body region may be reduced. This phenomenon, which is typically characterized as charge pumping, is problematic because the net quantity of majority charge carriers may be reduced in the electrically floating body region of the memory cell, which, in turn, may result in an inaccurate determination of the data state of the memory cell.


In view of the foregoing, it may be understood that there may be significant problems and shortcomings associated with conventional techniques for operating a semiconductor memory device.


SUMMARY OF THE DISCLOSURE

Techniques for refreshing a semiconductor memory device are disclosed. In one particular exemplary embodiment, the techniques may be realized as a semiconductor memory device comprising a plurality of memory cells arranged in an array of rows and columns. Each memory cell may comprise a first region coupled to a source line and a second region coupled to a carrier injection line. Each memory cell may also comprise a body region capacitively coupled to at least one word line and disposed between the first region and the second region and a decoupling resistor coupled to at least a portion of the body region.


In accordance with other aspects of this particular exemplary embodiment, the first region may be an N-doped region and the second region may be a P-doped region.


In accordance with further aspects of this particular exemplary embodiment, the body region may be an undoped region.


In accordance with additional aspects of this particular exemplary embodiment, the body region may comprise a first portion and a second portion.


In accordance with other aspects of this particular exemplary embodiment, the first portion of the body region and the second portion of the body region may be different portions of the body region.


In accordance with further aspects of this particular exemplary embodiment, the decoupling resistor may be coupled to the second portion of the body region.


In accordance with additional aspects of this particular exemplary embodiment, the decoupling resistor may be coupled to the second portion of the body region via a bit line.


In accordance with other aspects of this particular exemplary embodiment, a plurality of word lines may be capacitively coupled to the body region.


In accordance with further aspects of this particular exemplary embodiment, the plurality of word lines may be capacitively coupled to a plurality of side portions of the body region.


In accordance with additional aspects of this particular exemplary embodiment, each of the plurality of word lines may be capacitively coupled to different portions on a common side of the body region.


In accordance with other aspects of this particular exemplary embodiment, each of the plurality of word lines may be capacitively coupled to opposite side portions of the body region.


In accordance with further aspects of this particular exemplary embodiment, the plurality of word lines may comprise a first word line and a second word line.


In accordance with additional aspects of this particular exemplary embodiment, the first word line may be capacitively coupled to a first portion of the body region and the second word line may be capacitively coupled to a second portion of the body region.


In accordance with other aspects of this particular exemplary embodiment, the decoupling resistor may have a resistance that causes a current flow through the decoupling resistor between a current that may represent a logic low and a current that may represent a logic high.


In another particular exemplary embodiment, the techniques may be realized as a method for biasing a semiconductor memory device comprising the steps of applying a plurality of voltage potentials to a plurality of memory cells arranged in an array of rows and columns. The method may also comprise applying a first voltage potential to a first region via a respective source line of the array and applying a second voltage potential to a second region via a respective carrier injection line of the array. The method may further comprise applying a third voltage potential to a first portion of a body region via at least one respective word line of the array that is capacitively coupled to the body region and applying a fourth voltage potential to a second portion of the body region via a respective bit line of the array and a decoupling resistor.


In accordance with other aspects of this particular exemplary embodiment, the respective source line may be coupled to an electrical ground.


In accordance with further aspects of this particular exemplary embodiment, the fourth voltage potential applied to the second portion of the body region may be a constant voltage potential.


In accordance with additional aspects of this particular exemplary embodiment, the method may further comprise increasing the third voltage potential applied to the at least one respective word line during a hold operation in order to perform a write logic low operation.


In accordance with other aspects of this particular exemplary embodiment, the method may further comprise maintaining the second voltage potential applied to the respective carrier injection line during a hold operation in order to perform a write logic low operation.


In accordance with further aspects of this particular exemplary embodiment, the method further comprise increasing the second voltage potential applied to the respective carrier injection line and the third voltage potential applied to the at least one respective word line during a hold operation in order to perform a write logic high operation.


In accordance with additional aspects of this particular exemplary embodiment, the method further comprise increasing the second voltage potential applied to the respective carrier injection line and the third voltage potential applied to the at least one respective word line during a hold operation in order to perform a read operation.


In accordance with other aspects of this particular exemplary embodiment, the decoupling resistor and the respective bit line may be coupled to the respective carrier injection line.


In accordance with further aspects of this particular exemplary embodiment, the method may further comprise increasing the third voltage potential applied to the at least one respective word line during a hold operation in order to perform a write logic low operation.


In accordance with additional aspects of this particular exemplary embodiment, the method may further comprise maintaining the second voltage potential applied to the respective carrier injection line during a hold operation in order to perform a write logic low operation.


In accordance with other aspects of this particular exemplary embodiment, the method may further comprise increasing the second voltage potential applied to the respective carrier injection line and the third voltage potential applied to the at least one respective word line during a hold operation in order to perform a write logic high operation.


In accordance with further aspects of this particular exemplary embodiment, the method may further comprise increasing the second voltage potential applied to the respective carrier injection line and the third voltage potential applied to the at least one respective word line during a hold operation in order to perform a read operation.


In accordance with additional aspects of this particular exemplary embodiment, the second voltage potential applied to the second region may be a constant voltage potential.


In accordance with other aspects of this particular exemplary embodiment, the method may further comprise increasing the third voltage potential applied to the at least one respective word line and the fourth voltage potential applied to the respective bit line during a hold operation in order to perform a write logic low operation.


In accordance with further aspects of this particular exemplary embodiment, the method may further comprise maintaining the fourth voltage potential applied to the respective bit line during a hold operation in order to perform a write logic high operation.


In accordance with additional aspects of this particular exemplary embodiment, the method may further comprise increasing the third voltage potential applied to the at least one respective bit line during a hold operation to perform a write logic high operation.


In accordance with other aspects of this particular exemplary embodiment, the method may further comprise increasing the third voltage potential applied to the at least one respective word line and the fourth voltage potential applied to the respective bit line during a hold operation in order to perform a read operation.


In accordance with further aspects of this particular exemplary embodiment, the method may further comprise increasing the second voltage potential applied to the respective carrier injection line, the third voltage potential applied to the at least one respective word line, and the fourth voltage potential applied to the respective bit line during a hold operation in order to perform a write logic low operation.


In accordance with additional aspects of this particular exemplary embodiment, the method may further comprise increasing the second voltage potential applied to the respective carrier injection line and the third voltage potential applied to the at least one respective word line during a hold operation in order to perform a write logic high operation.


In accordance with other aspects of this particular exemplary embodiment, the method may further comprise increasing the second voltage potential applied to the respective carrier injection line and the third voltage potential applied to the at least one respective word line during a hold operation in order to perform a write logic high operation.


In accordance with further aspects of this particular exemplary embodiment, the method may further comprise increasing the second voltage potential applied to the respective carrier injection line, the third voltage potential applied to the at least one respective word line, and the fourth voltage potential applied to the respective bit line during a hold operation in order to perform a read operation.


The present disclosure will now be described in more detail with reference to exemplary embodiments thereof as shown in the accompanying drawings. While the present disclosure is described below with reference to exemplary embodiments, it should be understood that the present disclosure is not limited thereto. Those of ordinary skill in the art having access to the teachings herein will recognize additional implementations, modifications, and embodiments, as well as other fields of use, which are within the scope of the present disclosure as described herein, and with respect to which the present disclosure may be of significant utility.





BRIEF DESCRIPTION OF THE DRAWINGS

In order to facilitate a fuller understanding of the present disclosure, reference is now made to the accompanying drawings, in which like elements are referenced with like numerals. These drawings should not be construed as limiting the present disclosure, but are intended to be exemplary only.



FIG. 1 shows a block diagram of a semiconductor memory device including a memory cell array, data write and sense circuitry, and memory cell selection and control circuitry in accordance with an embodiment of the present disclosure.



FIG. 2 shows a cross-sectional view of a memory cell of the memory cell array in accordance with an embodiment of the present disclosure.



FIG. 3 shows a cross-sectional view of a memory cell of the memory cell array in accordance with an alternative embodiment of the present disclosure.



FIG. 4 shows a schematic diagram of a memory cell of the memory cell array in accordance with an embodiment of the present disclosure.



FIG. 5 shows a schematic diagram of at least a portion of a memory cell array having a plurality of memory cells as shown in FIG. 4 in accordance with an embodiment of the present disclosure.



FIG. 6 shows control signal voltage waveforms for performing various operations on memory cells as shown in FIG. 5 in accordance with an embodiment of the present disclosure.



FIG. 7 shows a schematic diagram of a memory cell of the memory cell array in accordance with an alternate embodiment of the present disclosure.



FIG. 8 shows a schematic diagram of at least a portion of a memory cell array having a plurality of memory cells as shown in FIG. 7 in accordance with an alternate embodiment of the present disclosure.



FIG. 9 shows control signal voltage waveforms for performing various operations on memory cells as shown in FIG. 8 in accordance with an embodiment of the present disclosure.



FIG. 10 shows a schematic diagram of a memory cell of the memory cell array in accordance with an alternate embodiment of the present disclosure.



FIG. 11 shows a schematic diagram of at least a portion of a memory cell array having a plurality of memory cells as shown in FIG. 10 in accordance with an alternative embodiment of the present disclosure.



FIG. 12 shows control signal voltage waveforms for performing various operations on memory cells as shown in FIG. 11 in accordance with an alternate embodiment of the present disclosure.



FIG. 13 shows a schematic diagram of a memory cell of the memory cell array in accordance with an alternate embodiment of the present disclosure.



FIG. 14 shows a schematic diagram of at least a portion of a memory cell array having a plurality of memory cells as shown in FIG. 13 in accordance with an alternative embodiment of the present disclosure.



FIG. 15 shows control signal voltage waveforms for performing various operations on memory cells as shown in FIG. 14 in accordance with an embodiment of the present disclosure.





DETAILED DESCRIPTION OF EXEMPLARY EMBODIMENTS

Referring to FIG. 1, there is shown a block diagram of a semiconductor memory device 10 comprising a memory cell array 20, data write and sense circuitry 36, and memory cell selection and control circuitry 38 in accordance with an embodiment of the present disclosure. The memory cell array 20 may comprise a plurality of memory cells 12 each coupled to the memory cell selection and control circuitry 38 via a word line (WL) 28 and a carrier injection line (EP) 34, and to the data write and sense circuitry 36 via a bit line (CN) 30 and a source line (EN) 32. It may be appreciated that the bit line (CN) 30 and the source line (EN) 32 are designations used to distinguish between two signal lines and they may be used interchangeably.


The data write and sense circuitry 36 may read data from and may write data to selected memory cells 12. In an exemplary embodiment, the data write and sense circuitry 36 may include a plurality of data sense amplifier circuits. Each data sense amplifier circuit may receive at least one bit line (CN) 30 and a current or voltage reference signal. For example, each data sense amplifier circuit may be a cross-coupled type sense amplifier to sense a data state stored in a memory cell 12. The data write and sense circuitry 36 may include at least one multiplexer that may couple to a data sense amplifier circuit to at least one bit line (CN) 30. In an exemplary embodiment, the multiplexer may couple a plurality of bit lines (CN) 30 to a data sense amplifier circuit.


Each data sense amplifier circuit may employ voltage and/or current sensing circuitry and/or techniques. In an exemplary embodiment, each data sense amplifier circuit may employ current sensing circuitry and/or techniques. For example, a current sense amplifier may compare current from a selected memory cell 12 to a reference current (e.g., the current of one or more reference cells). From that comparison, it may be determined whether the selected memory, cell 12 stores a logic high (e.g., binary “1” data state) or a logic low (e.g., binary “0” data state). It may be appreciated by one having ordinary skill in the art that various types or forms of the data write and sense circuitry 36 (including one or more sense amplifiers, using voltage or current sensing techniques, to sense a data state stored in a memory cell 12) may be employed to read data stored in the memory cells 12.


The memory cell selection and control circuitry 38 may select and/or enable one or more predetermined memory cells 12 to facilitate reading data therefrom by applying control signals on one or more word lines (WL) 28 and/or carrier injection lines (EP) 34. The memory cell selection and control circuitry 38 may generate such control signals from address signals, for example, row address signals. Moreover, the memory cell selection and control circuitry 38 may include a word line decoder and/or driver. For example, the memory cell selection and control circuitry 38 may include one or more different control/selection techniques (and circuitry therefrom) to select and/or enable one or more predetermined memory cells 12. Notably, all such control/selection techniques, and circuitry therefrom, whether now known or later developed, are intended to fall within the scope of the present disclosure.


In an exemplary embodiment, the semiconductor memory device 10 may implement a two step write operation whereby all the memory cells 12 in a row of memory cells 12 may be written to a predetermined data state by first executing a “clear” or a logic low (e.g., binary “0” data state) write operation, whereby all of the memory cells 12 in the row of memory cells 12 are written to logic low (e.g., binary “0” data state). Thereafter, selected memory cells 12 in the row of memory cells 12 may be selectively written to the predetermined data state (e.g., a logic high (binary “1” data state)). The semiconductor memory device 10 may also implement a one step write operation whereby selected memory cells 12 in a row of memory cells 12 may be selectively written to either a logic high (e.g., binary “1” data state) or a logic low (e.g., binary “0” data state) without first implementing a “clear” operation. The semiconductor memory device 10 may employ any of the exemplary writing, preparation, holding, refresh, and/or reading techniques described herein.


The memory cells 12 may comprise N-type, P-type and/or both types of transistors. Circuitry that is peripheral to the memory cell array 20 (for example, sense amplifiers or comparators, row and column address decoders, as well as line drivers (not illustrated herein)) may also include P-type and/or N-type transistors. Regardless of whether P-type or N-type transistors are employed in memory cells 12 in the memory cell array 20, suitable voltage potentials (for example, positive or negative voltage potentials) for reading from the memory cells 12 will be described further herein.


Referring to FIG. 2, there is shown a cross-sectional view of a memory cell 12 of the memory cell array 20 in accordance with an embodiment of the present disclosure. The memory cell 12 may be implemented in a vertical configuration having various regions. For example, the memory cell 12 may comprise an N+ source region 120, a P− body region 122, and a P+ drain region 124. The N+ source region 120, the P− body region 122, and/or the P+ drain region 124 may be disposed in a sequential contiguous relationship, and may extend vertically from a plane defined by a P− substrate 130. In an exemplary embodiment, the P− body region 122 may be an electrically floating body region of the memory cell 12 configured to accumulate/store charges, and may be spaced apart from and capacitively coupled to the plurality of word lines (WL) 28.


The N+ source region 120 of the memory cell 12 may be coupled to a corresponding source line (EN) 32. In an exemplary embodiment, the N+ source region 120 may be formed of a semiconductor material (e.g., silicon) comprising donor impurities. For example, the N+ source region 120 may be formed of a silicon material doped with phosphorous or arsenic impurities. In an exemplary embodiment, the N+ source region 120 may be formed of a silicon material doped with phosphorous or arsenic having a concentration of 1020 atoms/cm3.


In an exemplary embodiment, the source line (EN) 32 may be formed of a metal material. In another exemplary embodiment, the source line (EN) 32 may be formed of a polycide material (e.g., a combination of a metal material and a silicon material). In other exemplary embodiments, the source line (EN) 32 may be formed of an N+ doped silicon layer. The source line (EN) 32 may provide a predetermined voltage potential to the memory cells 12 of the memory cell array 20. For example, the source line (EN) 32 may be coupled to a plurality of memory cells 12 (e.g., a column or a row of memory cell array 20). The source line (EN) 32 may be configured on sides of the N+ source region 120.


The P− body region 122 of the memory cell 12 may be capacitively coupled to a corresponding word lines (WL) 28. In an exemplary embodiment, the P− body region 122 may have a first portion and a second portion formed of an undoped semiconductor material (e.g., intrinsic silicon). In an exemplary embodiment, the P− body region 122 may be formed of a semiconductor material (e.g., silicon) comprising acceptor impurities. The P− body region 122 may be formed of a silicon material doped with boron impurities. In an exemplary embodiment, the P− body region 122 may be formed of a silicon material with acceptor impurities having a concentration of 1015 atoms/cm3.


The word lines (WL) 28 may be capacitively coupled the P− body region 122. The word lines (WL) 28 may be oriented in a row direction of the memory cell array 20 and coupled to a plurality of memory cells 12. The word lines (WL) 28 may be arranged on the sides of the memory cells 12 (e.g., memory cells 12 located on a row direction of the memory cell array 20). The word lines (WL) 28 may be capacitively coupled to the first portion of the P− body region 122. The first portion and the second portion of the P− body region 122 may be different portions of the P− body region 122. For example, the word lines (WL) 28 may be arranged on at least two side portions of the memory cells 12.


For example, the word lines (WL) 28 may be formed of a polycide material (e.g., a combination of a metal material and a silicon material), a metal material, and/or a combination of a polycide material and a metal material. In another exemplary embodiment, the word lines (WL) 28 may be formed of a P+ doped silicon material. In an exemplary embodiment, each of the word lines (WL) 28 may include a plurality of layers formed of different materials. For example, each of the word lines (WL) 28 may include a layer formed above the polycide layer to couple the polycide layer to a voltage/current source of the memory cell selection and control circuitry 38.


The bit line (CN) 30 may be coupled to a second portion of the P− body region 122. The bit line (CN) 30 may be formed of a metal material. In another exemplary embodiment, the bit line (CN) 30 may be formed of a polycide material (e.g., a combination of a metal material and a silicon material). In other exemplary embodiments, the bit line (CN) 30 may be formed of an N+ doped silicon layer. For example, the source line (EN) 32 may be coupled to a plurality of memory cells 12. The bit line (CN) 30 may be configured on sides of the second portion of the P− body region 122.


The P+ drain region 124 of the memory cell 12 may be coupled to a corresponding carrier injection line (EP) 34. In an exemplary embodiment, the P+ drain region 124 of the memory cell 12 may be formed of a semiconductor material (e.g., silicon) comprising acceptor impurities. For example, the P+ drain region 124 may be formed of a silicon material doped with boron impurities. In an exemplary embodiment, the P+ drain region 124 may be doped with acceptor impurities having a concentration of 1020 atom/cm3.


In an exemplary embodiment, the carrier injection line (EP) 34 may be formed of a polycide material. In another exemplary embodiment, the carrier injection line (EP) 34 may be formed of a metal material. The carrier injection line (EP) 34 may extend vertically in a column direction of the memory cell array 20 and may couple to a plurality of memory cells 12 (e.g., a column of memory cells 12). The carrier injection line (EP) 34 may be formed of a metal material. In another exemplary embodiment, the carrier injection line (EP) 34 may be formed of a polycide material (e.g., a combination of a metal material and a silicon material). In other exemplary embodiments, the carrier injection line (EP) 34 may be formed of an N+ doped silicon layer.


In an exemplary embodiment, the P− substrate 130 may be made of a semiconductor material (e.g., silicon) comprising acceptor impurities and may form a base of the memory cell array 20. For example, the P− substrate 130 may be made of a semiconductor material comprising boron impurities. In an exemplary embodiment, the P− substrate 130 may be made of silicon comprising boron impurities having a concentration of 1015 atoms/cm3. In alternative exemplary embodiments, a plurality of P− substrates 130 may form the base of the memory cell array 20 or a single P− substrate 130 may form the base of the memory cell array 20. Also, the P− substrate 130 may be made in the form of a P-well substrate.


Referring to FIG. 3, there is shown a cross-sectional view of a memory cell 12 of the memory cell array 20 in accordance with an alternative embodiment of the present disclosure. The memory cell 12 may comprise an N+ source region 120 coupled to a corresponding source line (EN) 32, a P− body region 122 capacitively coupled to a plurality of word lines (WL) 28, and a P+ drain region 124 coupled to a corresponding carrier injection line (EP) 34. The N+ source region 120, the P− body region 122, and/or the P+ drain region 124 may be disposed in a sequential contiguous relationship, and may extend vertically from a plane defined by a P-substrate 130. In an exemplary embodiment, the P− body region 122 may be an electrically floating body region of the memory cell 12 configured to accumulate/store charges, and may be spaced apart from and capacitively coupled to the plurality of word lines (WL) 28.


The N+ source region 120 of the memory cell 12 may be coupled to a corresponding source line (EN) 32. In an exemplary embodiment, the N+ source region 120 may be formed of a semiconductor material (e.g., silicon) comprising donor impurities. For example, the N+ source region 120 may be formed of a silicon material doped with phosphorous or arsenic impurities. In an exemplary embodiment, the N+ source region 120 may be formed of a silicon material doped with phosphorous or arsenic having a concentration of 1020 atoms/cm3.


In an exemplary embodiment, the source line (EN) 32 may be formed of a metal material. In another exemplary embodiment, the source line (EN) 32 may be formed of a polycide material (e.g., a combination of a metal material and a silicon material). In other exemplary embodiments, the source line (EN) 32 may be formed of an N+ doped silicon layer. The source line (EN) 32 may provide a predetermined voltage potential to the memory cells 12 of the memory cell array 20. For example, the source line (EN) 32 may be coupled to a plurality of memory cells 12 (e.g., a column or a row of memory cell array 20). The source line (EN) 32 may be configured on sides of the N+ source region 120.


The P− body region 122 of the memory cell 12 may be capacitively coupled to a plurality of corresponding word lines (WL) 28. In an exemplary embodiment, the P− body region 122 may have a first portion and a second portion formed of an undoped semiconductor material (e.g., intrinsic silicon). In an exemplary embodiment, the P− body region 122 may be formed of a semiconductor material (e.g., silicon) comprising acceptor impurities. The P− body region 122 may be formed of a silicon material doped with boron impurities. In an exemplary embodiment, the P− body region 122 may be formed of a silicon material with acceptor impurities having a concentration of 1015 atoms/cm3.


The plurality of word lines (WL) 28 may be capacitively coupled the P− body region 122. The plurality of word lines (WL) 28 may be oriented in a row direction of the memory cell array 20 and coupled to a plurality of memory cells 12. The plurality of word lines (WL) 28 may include a first word line (WL1) 28a capacitively coupled to a first portion of the P− body region 122 and a second word line (WL2) 28b capacitively coupled to a second portion of the P− body region 122. The first portion and the second portion of the P− body region 122 may be different portions of the P− body region 122. The plurality of word lines (WL) 28 may be arranged on a side portion of the memory cells 12 (e.g., memory cells 12 located on a row direction of the memory cell array 20). In an exemplary embodiment, the first word line (WL1) 28a and the second word line (WL2) 28b may be configured on the same side of the P− body region 122. In another exemplary embodiment, the first word line (WL1) 28a and the second word line (WL2) 28b may be configured on opposite sides of the P− body region 122.


For example, the word lines (WL) 28 may be formed of a polycide material (e.g., a combination of a metal material and a silicon material), a metal material, and/or a combination of a polycide material and a metal material. In another exemplary embodiment, the word lines (WL) 28 may be formed of a P+ doped silicon material. In an exemplary embodiment, each of the word lines (WL) 28 may include a plurality of layers formed of different materials. For example, each of the word lines (WL) 28 may include a layer formed above the polycide layer to couple the polycide layer to a voltage/current source of the memory cell selection and control circuitry 38.


The bit line (CN) 30 may be coupled to a second portion of the P− body region 122. The bit line (CN) 30 may be configured on a side of the second portion of the P− body region 122. For example, the bit line (CN) 30 may be configured on the opposite side of the second portion of the P− body region 122 from the second word line (WL2) 28b. The bit line (CN) 30 may be formed of a metal material. In another exemplary embodiment, the bit line (CN) 30 may be formed of a polycide material (e.g., a combination of a metal material and a silicon material). In other exemplary embodiments, the bit line (CN) 30 may be formed of an N+ doped silicon layer. For example, the source line (EN) 32 may be coupled to a plurality of memory cells 12.


The P+ drain region 124 of the memory cell 12 may be coupled to a corresponding carrier injection line (EP) 34. In an exemplary embodiment, the P+ drain region 124 of the memory cell 12 may be formed of a semiconductor material (e.g., silicon) comprising acceptor impurities. For example, the P+ drain region 124 may be formed of a silicon material doped with boron impurities. In an exemplary embodiment, the P+ drain region 124 may be doped with acceptor impurities having a concentration of 1020 atom/cm3.


In an exemplary embodiment, the carrier injection line (EP) 34 may be formed of a polycide material. In another exemplary embodiment, the carrier injection line (EP) 34 may be formed of a metal material. The carrier injection line (EP) 34 may extend vertically in a column direction of the memory cell array 20 and may couple to a plurality of memory cells 12 (e.g., a column of memory cells 12). The carrier injection line (EP) 34 may be formed of a metal material. In another exemplary embodiment, the carrier injection line (EP) 34 may be formed of a polycide material (e.g., a combination of a metal material and a silicon material). In other exemplary embodiments, the carrier injection line (EP) 34 may be formed of an N+ doped silicon layer.


In an exemplary embodiment, the P− substrate 130 may be made of a semiconductor material (e.g., silicon) comprising acceptor impurities and may form a base of the memory cell array 20. For example, the P− substrate 130 may be made of a semiconductor material comprising boron impurities. In an exemplary embodiment, the P− substrate 130 may be made of silicon comprising boron impurities having a concentration of 1015 atoms/cm3. In alternative exemplary embodiments, a plurality of P− substrates 130 may form the base of the memory cell array 20 or a single P− substrate 130 may form the base of the memory cell array 20. Also, the P-substrate 130 may be made in the form of a P-well substrate.


Referring to FIG. 4, there is shown a schematic diagram of a memory cell 12 of the memory cell array 20 in accordance with an embodiment of the present disclosure. The memory cell 12 may comprise a first bipolar transistor 14a and a second bipolar transistor 14b coupled to each other. For example, the first bipolar transistor 14a and/or the second bipolar transistor 14b may be an NPN bipolar transistor or a PNP bipolar transistor. The first bipolar transistor 14a may be an NPN bipolar transistor and the second bipolar transistor 14b may be a PNP bipolar transistor. In another exemplary embodiment, the first memory transistor 14a may be a PNP bipolar transistor and the second memory transistor 14b may be an NPN bipolar transistor. The memory cell 12 may be coupled to a respective word line (WL) 28, a respective bit line (CN) 30, a respective source line (EN) 32, and/or a respective carrier injection line (EP) 34. Data may be written to or read from a selected memory cell 12 by applying suitable control signals to a selected word line (WL) 28, a selected bit line (CN) 30, a selected source line (EN) 32, and/or a selected carrier injection line (EP) 34. In an exemplary embodiment, the word line (WL) 28 may extend horizontally parallel to the carrier injection line (EP) 34.


The respective bit line (CN) 30 may be coupled to a data sense amplifier circuit of the data write and sense circuitry 36 and/or a constant power source 402 (e.g., a voltage potential source and a current source). For example, the respective bit line (CN) 30 may be coupled to the data write and sense circuitry 36 via a decoupling resistor 40. The decoupling resistor 40 may have a predetermined resistance in order to lower a barrier voltage potential of the junction between the second portion of the P− body region 122 and the P+ drain region 124 during various operations (e.g., read or write operations). In an exemplary embodiment, the decoupling resistor 40 may have a predetermined resistance to generate a current between a current that may represent a logic low (e.g., binary “0” data state) and a current that may represent a logic high (e.g., binary “1” data state). In another exemplary embodiment, the decoupling resistor 40 may have a predetermined resistance to generate a 0.5 voltage potential drop. One or more control signals may be applied to one or more selected memory cells 12 via a selected word line (WL) 28, a selected bit line (CN) 30, a selected source line (EN) 32, and/or a selected carrier injection line (EP) 34. A voltage potential and/or a current may be generated by the one or more selected memory cells 12 and outputted to the data sense amplifier circuit of the data write and sense circuitry 36 via a corresponding bit line (CN) 30 and the decoupling resistor 40.


Also, a data state may be written to one or more selected memory cells 12 by applying one or more control signals via one or more corresponding word line (WL) 28, source line (EN) 32, and/or carrier injection line (EP) 34. The one or more control signals applied via the corresponding word line (WL) 28 and/or carrier injection line (EP) 34 may control the second bipolar transistor 14b of the memory cell 12 in order to write a desired data state to the memory cell 12. In the event that a data state is read from and/or written to the memory cell 12 via the word line (WL) and/or the carrier injection line (EP) 34, then the bit line (CN) 30 may be coupled to the data sense amplifier circuit of the data write and sense circuitry 36 while the source line (EN) 32 may be separately coupled to an electrical ground (Vss) of the data write and sense circuitry 36. In an exemplary embodiment, the data sense amplifier circuit of the data write and sense circuitry 36 and the voltage/current source of the data write and sense circuitry 36 may be configured on opposite sides of the memory cell array 20. In another exemplary embodiment, the data write and sense circuitry 36 may include a plurality of data sense amplifier circuits configured on opposite sides of the memory cell array 20.


Referring to FIG. 5, there is shown a schematic diagram of at least a portion of a memory cell array 20 having a plurality of memory cells 12 as shown in FIG. 4 in accordance with an embodiment of the present disclosure. As discussed above, the memory cell 12 may comprise a first bipolar transistor 14a and a second bipolar transistor 14b coupled to each other. The first bipolar transistor 14a may be an NPN bipolar transistor and the second bipolar transistor 14b may be a PNP bipolar transistor. The memory cell 12 may be coupled to a respective word line (WL) 28, a respective bit line (CN) 30, a respective source line (EN) 32, and/or a respective carrier injection line (EP) 34. The respective bit line (CN) 30 may be coupled to a data sense amplifier circuit of the data write and sense circuitry 36. For example, the respective bit line (CN) 30 may be coupled to the data write and sense circuitry 36 via a decoupling resistor 40.


As illustrated in FIG. 5, the plurality of memory cells 12 may be coupled to a constant power source 402 (e.g., voltage potential source or current source) via the bit line (CN) 30 and the decoupling resistor 40. In an exemplary embodiment, a plurality of rows and columns of memory cells 12 of the memory cell array 20 may be coupled to the constant power source 402. It may be appreciated by one skilled in the art that the number of rows and columns of memory cells 12 coupled to the constant power source 402 may vary, for example symmetrical, but not limited to, four rows by four columns, sixteen rows by sixteen columns, thirty-two rows by thirty-two columns, sixty-four rows by sixty-four columns, etc. Also, the number of rows and columns of memory cells 12 coupled to the constant power source 402 may be asymmetrical, for example, but not limited to, four rows by two columns, eight rows by four columns, sixteen rows by thirty-two columns, etc.


In an exemplary embodiment, memory cells 12 may be written using a two step operation wherein a given row of memory cells 12 are written to a first predetermined data state by first executing a “clear” operation (e.g., all the memory cells 12 of a selected row are written or programmed to logic low (binary “0” date state)). In particular, the first portion of the P− body region 122 of each memory cell 12 of a selected row is controlled to store a majority charge carrier having a concentration that corresponds to a logic low (binary “0” data state). Thereafter selected memory cells 12 may be written to a second predetermined data state (e.g., a selective write operation to the second predetermined data state, logic high (binary “1” data state)). For example, the first portion of the P− body region 122 of the memory cell 12 may be controlled to store a majority charge carrier having a concentration that corresponds to a logic high (e.g., binary “1” data state).


Referring to FIG. 6, there are shown control signal voltage waveforms for performing various operations on memory cells 12 as shown in FIG. 5 in accordance with an embodiment of the present disclosure. For example, the various operations may include control signals configured to perform a write logic low (e.g., binary “0” data state) operation, a read operation, a write logic high (e.g., binary “1” data state) operation, and/or a refresh operation. Prior to performing various operations, the control signals may be configured to perform a hold operation in order to maintain a data state (e.g., a logic high (binary “1” data state) or a logic low (binary “0” data state)) stored in the memory cell 12. In particular, the control signals may be configured to perform a hold operation in order to maximize a retention time of a data state (e.g., a logic low (binary “0” data state) and/or a logic high (binary “1” data state)) stored in the memory cell 12. Also, the control signals for the hold operation may be configured to eliminate or reduce activities or field (e.g., electrical fields between junctions which may lead to leakage of charges) within the memory cell 12. In an exemplary embodiment, during a hold operation, a negative voltage potential may be applied to the word line (WL) 28 that may be capacitively coupled to one or more portions of the P− body region 122 of the memory cell 12 while a constant voltage potential may be applied to the second portion of the P− body region 122 via the bit line (CN) 30 and the decoupling resistor 40. The voltage potentials applied to other regions (e.g., the N+ source region 120 and/or P+ drain region 124) may be maintained at 0V.


For example, the negative voltage potential applied to the word line (WL) 28 (e.g., capacitively coupled to the P− region 122 of the memory cell 12) may be −2.0V. The constant voltage potential applied to the second portion of the P− body region 122 via the bit line (CN) 30 and the decoupling resistor 40 may be 1.4V. During the hold operation, the junction between the N+ source region 120 and first portion of the P− body region 122 and the junction between the P+ drain region 124 and the second portion of the P− body region 122 may be reverse biased in order to retain a data state (e.g., a logic high (binary “1” data state) or a logic low (binary “0” data state)) stored in the memory cell 12.


In an exemplary embodiment, control signals may be configured to perform one or more write logic low (e.g., binary “0” data state) operations to one or more selected memory cells 12. For example, the write logic low (e.g., binary “0” data state) operation may be performed to one or more selected memory cells 12 in order to deplete charge carriers that may have accumulated/stored in the P− body regions 122 of the one or more selected memory cells 12. Various voltage potentials may be applied to the various regions of the memory cell 12. In an exemplary embodiment, the voltage potentials applied to the N+ source region 120 may be coupled to an electrical ground (Vss) and the P+ drain region 124 may be maintained at 0V. The constant voltage potential of 1.4V may be applied to the second portion of the P− body region 122 via the decoupling resistor 40. The voltage potential applied to the word line (WL) 28 that may be capacitively coupled to a first portion of the P− body region 122 may be raised from a voltage potential applied during the hold operation. In an exemplary embodiment, the voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122 may be raised to 0.5V.


Under such biasing, the junction between the N+ source region 120 and the first portion of the P− body region 122 and the junction between the first portion of the P− body region 122 and the second portion of the P− body region 122 may be forward biased. The junction between the second portion of the P− body region 122 and the P+ drain region 124 may be reverse biased. The majority charge carriers (e.g., holes) that may have accumulated/stored in the first portion of the P− body region 122 may flow to the second portion of the P− body region 122 and lower a voltage potential barrier at the junction between the second portion of the P− body region 122 and the P+ drain region 124. Also, the majority charge carrier (e.g., holes) that may have accumulated/stored in the first portion of the P− body region 122 may flow to the N+ source region 120. Thus, the majority charge carriers (e.g., hole) that may have accumulated/stored in first portion of the P− body region 122 may be depleted via the second portion of the P− body region 122 and/or the N+ source region 120. By removing the majority charge carriers that may have accumulated/stored in first portion of the P− body region 122, a logic low (e.g., binary “0” data state) may be written to the memory cell 12.


In an exemplary embodiment, control signals may be configured to perform a read operation of a data state (e.g., a logic low (binary “0” data state) and/or a logic high (binary “1” data state)) stored in one or more selected memory cells 12 of one or more selected rows of the memory cell array 20. The controls signals may be also configured to perform a refresh operation of a data state (e.g., a logic low (binary “0” data state) and/or a logic high (binary “1” data state)) stored in one or more selected memory cells 12 of the one or more selected rows of the memory cell array 20. In an exemplary embodiment, the control signals may be configured to perform a read operation and a refresh operation simultaneously.


The control signals may be configured to a predetermined voltage potential to implement a read operation via the bit line (CN) 30 and/or a refresh operation. In an exemplary embodiment, the N+ source region 120 may be coupled to an electrical ground (Vss) via the source line (EN) 32 and the constant voltage potential applied to bit line (CN) 30 to the second portion of the P− body region 122 via the decoupling resistor 40 (e.g., a 0.5V drop) may be maintained at 1.4V. The voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122 and the voltage potential applied to the P+ drain region 124 may be raised from the voltage potentials applied during the hold operation. In an exemplary embodiment, the voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122 may be raised to −1.0V. The voltage potential applied to the P+ drain region 124 via the carrier injection line (EP) 34 may be raised to 1.4V.


Under such biasing, when a logic low (e.g., binary “0” data state) is stored in the memory cell 12, the predetermined amount of majority charge carriers (e.g., holes) accumulated/stored in the first portion of the P− body region 122 may flow toward the second portion of the P− body region 122. The predetermined amount of majority charge carriers flown to the second portion of the P− body region 122 may lower a voltage potential at the second portion of the P− body region 122. Also, the predetermined amount of majority charge carriers flown to the second portion of the P− body region 122 may lower the voltage potential barrier at the junction between the second portion of the P− body region 122 and the P+ drain region 124. However, the junction between the second portion of the P− body region 122 and the P+ drain region 124 may remain reverse biased or become weakly forward biased (e.g., above a reverse bias voltage and below a forward bias threshold voltage potential). A small amount of voltage potential and current or no voltage potential and current (e.g., compared to a reference voltage potential or current) may be generated when the junction between the second portion of the P− body region 122 and the P+ drain region 124 is reverse biased or weakly forward biased. A data sense amplifier in the data write and sense circuitry 36 may detect the small amount of voltage potential or current (e.g., compared to a reference voltage potential or current) or no voltage potential or current via the bit line (CN) 30 coupled to the second portion of the P− body region 122.


Simultaneously to the read operation, the control signals may be configured to perform a refresh operation. Under the biasing during the read operation, the junction between the first portion of the P− body region 122 and the N+ source region 120 may be forward biased. A predetermined amount of residual majority charge carriers (e.g., holes) accumulated/stored in the first portion of the P− body region 122 may be depleted from the first portion of the P− body region 122. Also, as discussed above, a predetermined amount of majority charge carriers (e.g., holes) accumulated/stored in the first portion of the P− body region 122 may flow from the first portion of the P− body region 122 to the second portion of the P− body region 122 and thus lowering the voltage potential at the second portion of the P− body region 122. Thus, the majority charge carriers (e.g., holes) accumulated/stored in the first portion of the P− body region 122 may be depleted from the first portion of the P− body region 122 and a logic low (e.g., binary “0” data state) may be refreshed.


In an exemplary embodiment, control signals may be configured to write a logic high (e.g., binary “1” data state) to one or more selected memory cells 12 of one or more selected rows of the memory cell array 20. For example, the write logic high (e.g., binary “1” data state) operation may be performed on one or more selected rows of the memory cell array 20 or the entire memory cell array 20. In another exemplary embodiment, a write logic high (e.g., binary “1” data state) operation may have control signals configured to cause accumulation/storage of majority charge carriers in the P− body region 122.


In an exemplary embodiment, a voltage potential applied to the N+ source region 120 of the memory cell 12 may be coupled to an electrical ground (Vss) via the source line (EN) 32 and a constant voltage potential applied to the bit line (CN) 30 to the second portion of the P− body region 122 of the memory cells 12 via the decoupling resistor 40 (e.g., 0.5V drop) may be maintained at the same voltage potential as the voltage potential during the hold operation. For example, a voltage potential applied to the bit line (CN) 30 to the second portion of the P− body region 122 may be maintained at 1.4V.


The voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122 and the voltage potential applied to P+ drain region 124 may be raised from the voltage potentials applied during the hold operation. For example, the voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122 may be raised to 0.5V from −2.0V. The voltage potential applied to the P+ drain region 124 via the carrier injection line (EP) 34 may be raised to 1.4V from 0V.


Under such biasing, the junction between the N+ source region 120 and the first portion of the P− body region 122, the junction between the first portion of the P− body region 122 and the second portion of the P− body region 122, and the junction between the second portion of the P− body region 122 and the P+ drain region 124 may become forward biased. For example, the majority charge carriers (e.g., holes) at the first portion of the P− body region 122 may flow toward the second portion of the P− body region 122. The flow of majority charge carriers to the second portion of the P− body region 122 may lower a voltage potential at the second portion of the P− body region 122 and thus lowering a voltage potential barrier at the junction between the second portion of the P− body region 122 and the P+ drain region 124. The junction between the second portion of the P− body region 122 and the P+ drain region 124 may become forward biased (e.g., above a forward bias threshold voltage potential). Additional majority charge carriers (e.g., holes) may flow through the forward biased junction between the P+ drain region 124 and the second portion of the P− body region 122 toward the first portion of the P− body region 122. Subsequently, the voltage potential applied on the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122 may be lowered to −2.0V from 0.5V. Thus, a predetermined amount of majority charge carriers (e.g., holes) may be accumulated/stored in the first portion of the P− body region 122 via the P+ drain region 124 and the second portion of the P− body region 122. The predetermined amount of charge carriers accumulated/stored in the first portion (e.g., capacitively coupled to word line (WL) 28) of the P-body region 122 may represent that a logic high (e.g., binary “1” data state) may be written in the memory cell 12.


Again, the control signals may be configured to perform a second read operation of a data state (e.g., a logic low (binary “0” data state) and/or a logic high (binary “1” data state)) stored in one or more selected memory cells 12 of one or more selected rows of the memory cell array 20. The controls signals may be also configured to perform a refresh operation of a data state (e.g., a logic low (binary “0” data state) and/or a logic high (binary “1” data state)) stored in one or more selected memory cells 12 of the one or more selected rows of the memory cell array 20. In an exemplary embodiment, the control signals may be configured to perform a read operation and a refresh operation simultaneously.


The control signals may be configured to a predetermined voltage potential to implement a read operation via the bit line (CN) 30 and/or a refresh operation. In an exemplary embodiment, the N+ source region 120 may be coupled to an electrical ground (Vss) via the source line (EN) 32 and the constant voltage potential applied to the bit line (CN) 30 to second portion of the P− body region 122 via the decoupling resistor 40 (e.g., a 0.5V drop) may be maintained at 1.4V. The voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122 and the voltage potential applied to the P+ drain region 124 may be raised from the voltage potentials applied during the hold operation. In an exemplary embodiment, the voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122 may be raised to −1.0V. The voltage potential applied to the P+ drain region 124 via the carrier injection line (EP) 34 may be raised to 1.4V.


Under such biasing, when a logic high (e.g., binary “1” data state) is stored in the memory cell 12, the predetermined amount of majority charge carriers (e.g., that may represent a logic high (e.g., binary “1” data state)) accumulated/stored in the first portion of the P− body region 122 may flow toward the second portion of the P− body region 122. The predetermined amount of majority charge carriers flown to the second portion of the P− body region 122 may lower a voltage potential at the second portion of the P− body region 122. The predetermined amount of majority charge carriers flown to the second portion of the P− body region 122 may lower the voltage potential barrier at the junction between the second portion of the P− body region 122 and the P+ drain region 124. The junction between the second portion of the P− body region 122 and the P+ drain region 124 may be forward biased (e.g., above a forward bias threshold voltage potential). A predetermined amount of voltage potential and/or current may be generated when the junction between the second portion of the P− body region 122 and the P+ drain region 124 is forward biased. A data sense amplifier in the data write and sense circuitry 36 may detect the generated voltage potential or current (e.g., compared to a reference voltage potential or current) via the bit line (CN) 30 and the decoupling resistor 40 coupled to the second portion of the P− body region 122.


Simultaneously to the read operation, the control signals may be configured to perform a refresh operation. Under the biasing during the read operation, the junction between the second portion of the P− body region 122 and the P+ drain region 124 may be forward biased. A predetermined amount of majority charge carriers (e.g., holes) may flow from the P+ drain region 124 to the first portion of the P− body region 122 via the second portion of the P− body region 122. The flow of predetermined amount of majority charge carriers from the P+ drain region 124 may gradually lower the voltage potential at the P+ drain region 124. Also, the junction between first portion of the P− body region 122 and the N+ source region 120 may be forward biased and thus a predetermined amount of electrons may flow from the N+ source region 120 to the first portion of the P− body region 122. The flow of electrons may facilitate the flow of majority charge carriers (e.g., holes) to the first portion of the P− body region 122. The voltage potential applied to the word line (WL) 28 (e.g., that may be capacitively coupled to the first portion of the P− body region 122) may be lowered from −1.0V to −2.0V and thus a predetermined amount of majority charge carriers may be accumulated/stored in the first portion of the P− body region 122. Thus, the predetermined amount of majority charge carriers (e.g., holes) accumulated/stored in the first portion of the P− body region 122 may be restored to the first portion of the P− body region 122 and a logic low (e.g., binary “0” data state) may be refreshed.


Referring to FIG. 7, there is shown a schematic diagram of a memory cell 12 of the memory cell array 20 in accordance with an alternate embodiment of the present disclosure. The memory cell 12 illustrated in FIG. 7 may be similar to the memory cell 12 illustrated in FIG. 4, except that the bit line (CN) 30 may be coupled to the carrier injection line (EP) 34 via the decoupling resistor 40. The voltage potential applied to the bit line (CN) 30 may be associated with the voltage potential applied to the carrier injection line (EP) 34. For example, the voltage potential applied to the bit line (CN) 30 may be equal to the voltage potential applied to the carrier injection line (EP) 34 minus the voltage potential drop at the decoupling resistor (RO) 40.


The respective bit line (CN) 30 may be coupled to a data sense amplifier circuit of the data write and sense circuitry 36. For example, the respective bit line (CN) 30 may be coupled to the data write and sense circuitry 36 via a decoupling resistor 40. The decoupling resistor 40 may have a predetermined resistance in order to lower a barrier voltage potential of the junction between the second portion of the P− body region 122 and the P+ drain region 124 during various operations (e.g., read or write operations). In an exemplary embodiment, the decoupling resistor 40 may have a resistance so that the voltage potential and/or current generated by the selected memory cells 12 may lower an energy barrier at the junction between the second portion of the P− body region 122 and the P+ drain region 124.


Referring to FIG. 8, there is shown a schematic diagram of at least a portion of a memory cell array 20 having a plurality of memory cells 12 as shown in FIG. 7 in accordance with an alternative embodiment of the present disclosure. The memory cell array 20 illustrated in FIG. 8 may be similar to the memory cell array 20 illustrated in FIG. 5, except that the bit line (CN) 30 may be coupled to the carrier injection line (EP) 34 via the decoupling resistor 40. As discussed above, the memory cell 12 may be coupled to a respective word line (WL) 28, a respective bit line (CN) 30, a respective source line (EN) 32, and/or a respective carrier injection line (EP) 34. The respective bit line (CN) 30 may be coupled to a data sense amplifier circuit of the data write and sense circuitry 36. For example, the respective bit line (CN) 30 may be coupled to the data write and sense circuitry 36 via the decoupling resistor 40.


As illustrated in FIG. 8, the plurality of memory cells 12 configured in a column direction of the memory cell array 20 may be coupled to the respective carrier injection line (EP) 34. The bit lines (CN) 30 of the plurality of memory cells 12 configured in a column direction of the memory cell array 20 may be coupled to a respective carrier injection line (EP) 34 via the respective decoupling resistors 40.


Referring to FIG. 9, there are shown control signal voltage waveforms for performing various operations on memory cells 12 as shown in FIG. 8 in accordance with an embodiment of the present disclosure. For example, the various operations may include control signals configured to perform a write logic low (e.g., binary “0” data state) operation, a read operation, a write logic high (e.g., binary “1” data state) operation, and/or a refresh operation. Prior to performing various operations, the control signals may be configured to perform a hold operation in order to maintain a data state (e.g., a logic high (binary “1” data state) or a logic low (binary “0” data state)) stored in the memory cell 12. In particular, the control signals may be configured to perform a hold operation in order to maximize a retention time of a data state (e.g., a logic low (binary “0” data state) and/or a logic high (binary “1” data state)) stored in the memory cell 12. Also, the control signals for the hold operation may be configured to eliminate or reduce activities or field (e.g., electrical fields between junctions which may lead to leakage of charges) within the memory cell 12. In an exemplary embodiment, during a hold operation, a negative voltage potential may be applied to the word line (WL) 28 that may be capacitively coupled to one or more portions of the P− body region 122 of the memory cell 12 while a constant voltage potential may be applied to the bit line (CN) 30 to the second portion of the P-body region 122 via the decoupling resistor 40. The voltage potentials applied to other regions (e.g., the N+ source region 120 and/or P+ drain region 124) may be maintained at 0V.


For example, the negative voltage potential applied to the word line (WL) 28 (e.g., capacitively coupled to the P− region 122 of the memory cell 12) may be −2.0V. The constant voltage potential applied to the bit line (CN) 30 to the second portion of the P− body region 122 may be 1.4V. During the hold operation, the junction between the N+ source region 120 and first portion of the P− body region 122 and the junction between the P+ drain region 124 and the second portion of the P− body region 122 may be reverse biased in order to retain a data state (e.g., a logic thigh (binary “1” data state) or a logic low (binary “0” data state)) stored in the memory cell 12.


In an exemplary embodiment, control signals may be configured to perform one or more write logic low (e.g., binary “0” data state) operations to one or more selected memory cells 12. For example, the write logic low (e.g., binary “0” data state) operation may be performed to one or more selected memory cells 12 in order to deplete charge carriers that may have accumulated/stored in the P− body regions 122 of the one or more selected memory cells 12. Various voltage potentials may be applied to the various regions of the memory cell 12. In an exemplary embodiment, the voltage potentials applied to the N+ source region 120 may be coupled to an electrical ground (Vss) and voltage potential applied to the bit line (CN) 30 to the second portion of the P− body region 122 and the P+ drain region 124 may be maintained the same as the voltage potential applied during the hold operation. The voltage potential applied to the word line (WL) 28 that may be capacitively coupled to a first portion of the P− body region 122 may be raised from a voltage potential applied during the hold operation. In an exemplary embodiment, the voltage potential applied to the P+ drain region 124 and the bit line (CN) 30 to the second portion of the P− body region 122 may be maintained at 0V. The voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P-body region 122 may be raised to 0.5V from −2.0V.


Under such biasing, the junction between the N+ source region 120 and the first portion of the P− body region 122 and the junction between the first portion of the P− body region 122 and the second portion of the P− body region 122 may be forward biased. The junction between the second portion of the P− body region 122 and the P+ drain region 124 may be reverse biased. The majority charge carriers (e.g., holes) that may have accumulated/stored in the first portion of the P− body region 122 may flow to the second portion of the P− body region 122 and lower a voltage potential barrier at the junction between the second portion of the P− body region 122 and the P+ drain region 124. Also, the majority charge carrier (e.g., holes) that may have accumulated/stored in the first portion of the P− body region 122 may flow to the N+ source region 120. Thus, the majority charge carriers (e.g., hole) that may have accumulated/stored in first portion of the P− body region 122 may be depleted via the second portion of the P− body region 122 and/or the N+ source region 120. By removing the majority charge carriers that may have accumulated/stored in first portion of the P− body region 122, a logic low (e.g., binary “0” data state) may be written to the memory cell 12.


In an exemplary embodiment, control signals may be configured to perform a read operation of a data state (e.g., a logic low (binary “0” data state) and/or a logic high (binary “1” data state)) stored in one or more selected memory cells 12 of one or more selected rows of the memory cell array 20. The controls signals may be also configured to perform a refresh operation of a data state (e.g., a logic low (binary “0” data state) and/or a logic high (binary “1” data state)) stored in one or more selected memory cells 12 of the one or more selected rows of the memory cell array 20. In an exemplary embodiment, the control signals may be configured to perform a read operation and a refresh operation simultaneously.


The control signals may be configured to a predetermined voltage potential to implement a read operation via the bit line (CN) 30 and/or a refresh operation. In an exemplary embodiment, the N+ source region 120 may be coupled to an electrical ground (Vss) via the source line (EN) 32. The voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122, the voltage potential applied to the P+ drain region 124, the voltage potential applied to the bit line (CN) 30 to the second portion of the P− body region 122 may be raised from the voltage potentials applied during the hold operation. The voltage potential applied to the bit line (CN) 30 to the second portion of the P− body region 122 via the decoupling resistor 40 may be based at least in part on the voltage potential applied to the P+ drain region 124. In an exemplary embodiment, the voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P-body region 122 may be raised to −1.0V. The voltage potential applied to the P+ drain region 124 via the carrier injection line (EP) 34 may be raised to 1.4V. The voltage potential applied to the bit line (CN) 30 may be 1.4V or 0.9V at the second portion of the P− body region 122 after a 0.5V drop across the decoupling resistor 40.


Under such biasing, when a logic low (e.g., binary “0” data state) is stored in the memory cell 12, the predetermined amount of majority charge carriers (e.g., holes) accumulated/stored in the first portion of the P− body region 122 may flow toward the second portion of the P− body region 122. The predetermined amount of majority charge carriers (e.g., represent a logic low (e.g., binary “0” data state)) flown to the second portion of the P− body region 122 may lower a voltage potential at the second portion of the P− body region 122. Also, the predetermined amount of majority charge carriers flown to the second portion of the P− body region 122 may lower the voltage potential barrier at the junction between the second portion of the P− body region 122 and the P+ drain region 124. However, the junction between the second portion of the P− body region 122 and the P+ drain region 124 may remain reverse biased or become weakly forward biased (e.g., above a reverse bias voltage and below a forward bias threshold voltage potential). A small amount of voltage potential and current or no voltage potential and current (e.g., compared to a reference voltage potential or current) may be generated when the junction between the second portion of the P− body region 122 and the P+ drain region 124 is reverse biased or weakly forward biased. A data sense amplifier in the data write and sense circuitry 36 may detect the small amount of voltage potential or current (e.g., compared to a reference voltage potential or current) or no voltage potential or current via the bit line (CN) 30 coupled to the second portion of the P− body region 122.


Simultaneously to the read operation, the control signals may be configured to perform a refresh operation. Under the biasing during the read operation, the junction between the first portion of the P− body region 122 and the N+ source region 120 may be forward biased. A predetermined amount of residual majority charge carriers (e.g., holes) accumulated/stored in the first portion of the P− body region 122 may be depleted from the first portion of the P− body region 122 via the N+ source region 120. Also, as discussed above, a predetermined amount of majority charge carriers (e.g., holes) accumulated/stored in the first portion of the P− body region 122 may flow from the first portion of the P− body region 122 to the second portion of the P-body region 122 and thus lowering the voltage potential at the second portion of the P− body region 122. Thus, the majority charge carriers (e.g., holes) accumulated/stored in the first portion of the P− body region 122 may be depleted from the first portion of the P− body region 122 and a logic low (e.g., binary “0” data state) may be refreshed.


In an exemplary embodiment, control signals may be configured to write a logic high (e.g., binary “1” data state) to one or more selected memory cells 12 of one or more selected rows of the memory cell array 20. For example, the write logic high (e.g., binary “1” data state) operation may be performed on one or more selected rows of the memory cell array 20 or the entire memory cell array 20. In another exemplary embodiment, a write logic high (e.g., binary “1” data state) operation may have control signals configured to cause accumulation/storage of majority charge carriers in the P− body region 122.


In an exemplary embodiment, a voltage potential applied to the N+ source region 120 of the memory cell 12 may be coupled to an electrical ground (Vss) via the source line (EN) 32. The voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122, the voltage potential applied to the bit line (CN) 30 to the second portion of the P− body region 122, the voltage potential applied to P+ drain region 124 may be raised from the voltage potentials applied during the hold operation. For example, the voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122 may be raised to 0.5V from −2.0V. The voltage potential applied to the P+ drain region 124 via the carrier injection line (EP) 34 may be raised to 1.4V from 0V. The voltage potential applied to the bit line (CN) 30 may be raised to 1.4V or 0.9V at the second portion of the P− body region 122 after a 0.5V drop across the decoupling resistor 40.


Under such biasing, the junction between the N+ source region 120 and the first portion of the P− body region 122, the junction between the first portion of the P− body region 122 and the second portion of the P− body region 122 and the junction between the second portion of the P− body region 122 and the P+ drain region 124 may become forward biased. For example, the majority charge carriers (e.g., holes) at the first portion of the P− body region 122 may flow toward the second portion of the P− body region 122. The flow of majority charge carriers to the second portion of the P− body region 122 may lower a voltage potential at the second portion of the P− body region 122 and thus lowering a voltage potential barrier at the junction between the second portion of the P− body region 122 and the P+ drain region 124. The junction between the second portion of the P− body region 122 and the P+ drain region 124 may become forward biased (e.g., above a forward bias threshold voltage potential). Additional majority charge carriers (e.g., holes) may flow through the forward biased junction between the P+ drain region 124 and the second portion of the P− body region 122 toward the first portion of the P− body region 122. Subsequently, the voltage potential applied on the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122 may be lowered to −2.0V from 0.5V. Thus, a predetermined amount of majority charge carriers (e.g., holes) may be accumulated/stored in the first portion of the P− body region 122 via the P+ drain region 124 and the second portion of the P− body region 122. The predetermined amount of charge carriers accumulated/stored in the first portion of the P− body region 122 may represent that a logic high (e.g., binary “1” data state) may be written in the memory cell 12.


Again, the control signals may be configured to perform a second read operation of a data state (e.g., a logic low (binary “0” data state) and/or a logic high (binary “1” data state)) stored in one or more selected memory cells 12 of one or more selected rows of the memory cell array 20. The controls signals may be also configured to perform a refresh operation of a data state (e.g., a logic low (binary “0” data state) and/or a logic high (binary “1” data state)) stored in one or more selected memory cells 12 of the one or more selected rows of the memory cell array 20. In an exemplary embodiment, the control signals may be configured to perform a read operation and a refresh operation simultaneously.


The control signals may be configured to a predetermined voltage potential to implement a read operation via the bit line (CN) 30 and/or a refresh operation. In an exemplary embodiment, the N+ source region 120 may be coupled to an electrical ground (Vss) via the source line (EN) 32. The voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122, the voltage potential applied to the P+ drain region 124, and the voltage potential applied to the first portion of the P− body region 122 may be raised from the voltage potentials applied during the hold operation. In an exemplary embodiment, the voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122 may be raised to −1.0V. The voltage potential applied to the P+ drain region 124 via the carrier injection line (EP) 34 may be raised to 1.4V. The voltage potential applied to the bit line (CN) 30 may be raised to 1.4V or 0.9V at the second portion of the P− body region 122 after a 0.5V drop across the decoupling resistor 40.


Under such biasing, when a logic high (e.g., binary “1” data state) is stored in the memory cell 12, the predetermined amount of majority charge carriers (e.g., that may represent a logic high (e.g., binary “1” data state)) accumulated/stored in the first portion of the P− body region 122 may flow toward the second portion of the P− body region 122. The predetermined amount of majority charge carriers flown to the second portion of the P− body region 122 may lower a voltage potential at the second portion of the P− body region 122. The predetermined amount of majority charge carriers flown to the second portion of the P− body region 122 may lower the voltage potential barrier at the junction between the second portion of the P− body region 122 and the P+ drain region 124. The junction between the second portion of the P− body region 122 and the P+ drain region 124 may be forward biased (e.g., above a forward bias threshold voltage potential). A predetermined amount of voltage potential and/or current may be generated when the junction between the second portion of the P− body region 122 and the P+ drain region 124 is forward biased. A data sense amplifier in the data write and sense circuitry 36 may detect the generated voltage potential or current (e.g., compared to a reference voltage potential or current) at the second portion of the P− body region 122 via the bit line (CN) 30 and the decoupling resistor 40 coupled to the second portion of the P− body region 122.


Simultaneously to the read operation, the control signals may be configured to perform a refresh operation. Under the biasing during the read operation, the junction between the second portion of the P− body region 122 and the P+ drain region 124 may be forward biased. A predetermined amount of majority charge carriers (e.g., holes) may flow from the P+ drain region 124 to the first portion of the P− body region 122 via the second portion of the P− body region 122. The flow of predetermined amount of majority charge carriers from the P+ drain region 124 may gradually lower the voltage potential at the P+ drain region 124. The voltage potential at the second portion of the P− body region 122 may be also gradually lowered. Also, the junction between first portion of the P− body region 122 and the N+ source region 120 may be forward biased and thus a predetermined amount of electrons may flow from the N+ source region 120 to the first portion of the P− body region 122. The flow of electrons may facilitate the flow of majority charge carriers (e.g., holes) to the first portion of the P− body region 122. The voltage potential applied to the word line (WL) 28 (e.g., that may be capacitively coupled to the first portion of the P− body region 122) may be lowered from −1.0V to −2.0V and thus a predetermined amount of majority charge carriers may be accumulated/stored in the first portion of the P− body region 122. Thus, the predetermined amount of majority charge carriers (e.g., holes) accumulated/stored in the first portion of the P− body region 122 may be restored to the first portion of the P− body region 122 and a logic low (e.g., binary “0” data state) may be refreshed.


Referring to FIG. 10, there is shown a schematic diagram of a memory cell 12 of the memory cell array 20 in accordance with an alternate embodiment of the present disclosure. The memory cell 12 illustrated in FIG. 10 may be similar to the memory cell 12 illustrated in FIG. 4, except that the carrier injection line (EP) 34 may be coupled to a constant power source 1002 (e.g., a voltage potential source and/or a current source). Various control signals may be applied to the memory cell 12 via the bit line (CN) 30 and the decoupling resistor 40 in order to properly bias the memory cell 12 to perform various operations (e.g., read or write operations).


The respective bit line (CN) 30 may be coupled to a data sense amplifier circuit of the data write and sense circuitry 36. For example, the respective bit line (CN) 30 may be coupled to the data write and sense circuitry 36 via a decoupling resistor 40. The decoupling resistor 40 may have a predetermined resistance in order to lower a barrier voltage potential of the junction between the second portion of the P− body region 122 and the P+ drain region 124 during various operations (e.g., read or write operations). In an exemplary embodiment, the decoupling resistor 40 may have a resistance so that the voltage potential and/or current generated by the selected memory cells 12 may lower an energy barrier at the junction between the second portion of the P− body region 122 and the P+ drain region 124.


Referring to FIG. 11, there is shown a schematic diagram of at least a portion of a memory cell array 20 having a plurality of memory cells 12 as shown in FIG. 10 in accordance with an alternative embodiment of the present disclosure. The memory cell array 20 illustrated in FIG. 11 may be similar to the memory cell array 20 illustrated in FIG. 5, except that the carrier injection line (EP) 34 may be coupled to the constant power source 1002. In an exemplary embodiment, a plurality of rows and columns of memory cells 12 of the memory cell array 20 may be coupled to the constant power source 1002. It may be appreciated by one skilled in the art that the number of rows and columns of memory cells 12 coupled to the constant power source 1002 may vary, for example symmetrical, but not limited to, four rows by four columns, sixteen rows by sixteen columns, thirty-two rows by thirty-two columns, sixty-four rows by sixty-four columns, etc. Also, the number of rows and columns of memory cells 12 coupled to the constant power source 1002 may be asymmetrical, for example, but not limited to, four rows by two columns, eight rows by four columns, sixteen rows by thirty-two columns, etc.


As discussed above, the memory cell 12 may be coupled to a respective word line (WL) 28, a respective bit line (CN) 30, a respective source line (EN) 32, and/or a respective carrier injection line (EP) 34. The respective bit line (CN) 30 may be coupled to a data sense amplifier circuit of the data write and sense circuitry 36. For example, the respective bit line (CN) 30 may be coupled to the data write and sense circuitry 36 via the decoupling resistor 40. Also, various control signals may be applied to the memory cells 12 via the bit line (CN) 30 in order to properly bias the memory cells 12 to perform various operations.


Referring to FIG. 12, there are shown control signal voltage waveforms for performing a refresh operation on memory cells 12 as shown in FIG. 11 in accordance with an alternate embodiment of the present disclosure. For example, the refresh operation may include control signals configured to perform one or more operations. In an exemplary embodiment, the refresh operation may include control signals to perform a write logic low (e.g., binary “0” data state) operation, a read operation, a write logic high (e.g., binary “1” data state) operation, and/or a read operation. Prior to performing a refresh operation, the control signals may be configured to perform a hold operation in order to maintain a data state (e.g., a logic high (binary “1” data state) or a logic low (binary “0” data state)) stored in the memory cell 12. In particular, the control signals may be configured to perform a hold operation in order to maximize a retention time of a data state (e.g., a logic low (binary “0” data state) and/or a logic high (binary “1” data state)) stored in the memory cell 12. Also, the control signals for the hold operation may be configured to eliminate or reduce activities or field (e.g., electrical fields between junctions which may lead to leakage of charges) within the memory cell 12. In an exemplary embodiment, during a hold operation, a negative voltage potential may be applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122 of the memory cell 12, while a positive voltage potential may be applied to the bit line (CN) 30 to the second portion of the P− body region 122 and/or the P+ drain region 124. The voltage potentials applied to the N+ source region 120 may be coupled to an electrical ground (Vss). For example, the negative voltage potential applied to the word line (WL) 28 (e.g., capacitively coupled to the P− region 122 of the memory cell 12) may be −2.0V. The positive voltage potential applied to the first portion of the P− body region 122 may be 1.4V. Also, the positive voltage potential applied to the P+ drain region 124 may be 1.4V. During the hold operation, the junction between the N+ source region 120 and first portion of the P− body region 122 and the junction between the P+ drain region 124 and the second portion of the P− body region 122 may be reverse biased in order to retain a data state (e.g., a logic high (binary “1” data state) or a logic low (binary “0” data state)) stored in the memory cell 12.


In an exemplary embodiment, control signals may be configured to perform one or more write logic low (e.g., binary “0” data state) operations to one or more selected memory cells 12. For example, the write logic low (e.g., binary “0” data state) operation may be performed to one or more selected memory cells 12 in order to deplete majority charge carriers that may have accumulated/stored in the P− body regions 122 of the one or more selected memory cells 12. Various voltage potentials may be applied to the various regions of the memory cell 12. The voltage potential applied to the N+ source region 120 may be maintained at the holding operation voltage potential (e.g., electrical ground (Vss)). The voltage potential applied to the P+ drain region 124 may be maintained at a constant voltage potential by the constant power source 1002 (e.g., at 1.4V). The voltage potential applied to the word line (WL) 28 that may be capacitively coupled to a first portion of the P− body region 122 may be raised from a voltage potential applied during the hold operation. The voltage potential applied to the bit line (CN) 30 to the second portion of the P− body region 122 may be raised from a voltage potential applied during the hold operation. In an exemplary embodiment, the voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122 may be raised to 0.5V from −2.0V. The voltage potential applied to the bit line (CN) 30 to the second portion of the P− body region 122 may be raised to 2.0V from 1.4V.


Under such biasing, the junction between the N+ source region 120 and the first portion of the P− body region 122 and the junction between the first portion of the P− body region 122 and the second portion of the P− body region 122 may be forward biased. The junction between the second portion of the P− body region 122 and the P+ drain region 124 may be reverse biased. The majority charge carriers (e.g., holes) that may have accumulated/stored in the first portion of the P− body region 122 may flow to the second portion of the P− body region 122 and lower a voltage potential barrier at the junction between the second portion of the P− body region 122 and the P+ drain region 124. Also, the majority charge carrier (e.g., holes) that may have accumulated/stored in the first portion of the P− body region 122 may flow to the N+ source region 120. Thus, the majority charge carriers (e.g., hole) that may have accumulated/stored in the first portion of the P− body region 122 may be depleted via the second portion of the P− body region 122 and/or the N+ source region 120. By removing the majority charge carriers that may have accumulated/stored in first portion of the P− body region 122, a logic low (e.g., binary “0” data state) may be written to the memory cell 12.


In an exemplary embodiment, control signals may be configured to perform a read operation of a data state (e.g., a logic low (binary “0” data state) and/or a logic high (binary “1” data state)) stored in one or more selected memory cells 12 of one or more selected rows of the memory cell array 20. The controls signals may be also configured to perform a refresh operation of a data state (e.g., a logic low (binary “0” data state) and/or a logic high (binary “1” data state)) stored in one or more selected memory cells 12 of the one or more selected rows of the memory cell array 20. In an exemplary embodiment, the control signals may be configured to perform a read operation and a refresh operation simultaneously.


The control signals may be configured to a predetermined voltage potential to implement a read operation via the bit line (CN) 30 and/or a refresh operation. In an exemplary embodiment, the N+ source region 120 may be coupled to an electrical ground (Vss) via the source line (EN) 32 and the constant voltage potential applied to the P+ drain region 124 may be maintained at 1.4V. The voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122 and the voltage potential applied to the bit line (CN) 30 to the second portion of the P− body region 122 may be raised from the voltage potentials applied during the hold operation. In an exemplary embodiment, the voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122 may be raised to −1.0V from −2.0V. The voltage potential applied to the bit line (CN) 30 to the second portion of the P− body region 122 via the decoupling resistor 40 may be raised to 2.0V from 1.4V.


Under such biasing, when a logic low (e.g., binary “0” data state) is stored in the memory cell 12, the predetermined amount of majority charge carriers (e.g., holes) accumulated/stored in the first portion of the P− body region 122 may flow toward the second portion of the P− body region 122. The predetermined amount of majority charge carriers flown to the second portion of the P− body region 122 may lower a voltage potential at the second portion of the P− body region 122. Also, the predetermined amount of majority charge carriers flown to the second portion of the P− body region 122 may lower the voltage potential barrier at the junction between the second portion of the P− body region 122 and the P+ drain region 124. However, the junction between the second portion of the P− body region 122 and the P+ drain region 124 may remain reverse biased or become weakly forward biased (e.g., above a reverse bias voltage and below a forward bias threshold voltage potential). A small amount of voltage potential and current or no voltage potential and current (e.g., compared to a reference voltage potential or current) may be generated when the junction between the second portion of the P− body region 122 and the P+ drain region 124 is reverse biased or weakly forward biased. A data sense amplifier in the data write and sense circuitry 36 may detect the small amount of voltage potential or current (e.g., compared to a reference voltage potential or current) or no voltage potential or current via the bit line (CN) 30 coupled to the second portion of the P− body region 122.


Simultaneously to the read operation, the control signals may be configured to perform a refresh operation. Under the biasing during the read operation, the junction between the first portion of the P− body region 122 and the N+ source region 120 may be forward biased. A predetermined amount of residual majority charge carriers (e.g., holes) that may have accumulated/stored in the first portion of the P− body region 122 may be depleted from the first portion of the P− body region 122 via the N+ source region 120. Also, as discussed above, a predetermined amount of majority charge carriers (e.g., holes) accumulated/stored in the first portion of the P− body region 122 may flow from the first portion of the P− body region 122 to the second portion of the P− body region 122 and thus lowering the voltage potential at the second portion of the P− body region 122. Thus, the majority charge carriers (e.g., holes) accumulated/stored in the first portion of the P− body region 122 may be depleted from the first portion of the P− body region 122 and a logic low (e.g., binary “0” data state) may be refreshed.


In an exemplary embodiment, control signals may be configured to write a logic high (e.g., binary “1” data state) to one or more selected memory cells 12 of one or more selected rows of the memory cell array 20. For example, the write logic high (e.g., binary “1” data state) operation may be performed on one or more selected rows of the memory cell array 20 or the entire memory cell array 20. In another exemplary embodiment, a write logic high (e.g., binary “1” data state) operation may have control signals configured to cause accumulation/storage of majority charge carriers in the P− body region 122.


In an exemplary embodiment, the N+ source region 120 of the memory cell 12 may be coupled to an electrical ground (Vss) via the source line (EN) 32 and a constant voltage potential applied to the P+ drain region 124 of the memory cells 12 via the carrier injection line (EP) 34 may be maintained at the same voltage potential as the voltage potential applied during the hold operation. For example, a voltage potential applied to the P+ drain region 124 may be maintained at 1.4V.


The voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122 may be raised from the voltage potentials applied during the hold operation. For example, the voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122 may be raised to 0.5V from −2.0V. The voltage potential applied to the bit line (CN) 30 to the second portion of the P− body region 122 may be maintained at the same voltage potential as the voltage potential applied during the hold operation. For example, the voltage potential applied to the bit line (CN) 30 to the second portion of the P− body region 122 may be maintained at 1.4V.


Under such biasing, the junction between the N+ source region 120 and the first portion of the P− body region 122, the junction between the first portion of the P− body region 122 and the second portion of the P− body region 122, and the junction between the second portion of the P− body region 122 and the P+ drain region 124 may become forward biased. For example, the majority charge carriers (e.g., holes) at the first portion of the P− body region 122 may flow toward the second portion of the P− body region 122. The flow of majority charge carriers to the second portion of the P− body region 122 may lower a voltage potential at the second portion of the P− body region 122 and thus lowering a voltage potential barrier at the junction between the second portion of the P− body region 122 and the P+ drain region 124. The junction between the second portion of the P− body region 122 and the P+ drain region 124 may become forward biased (e.g., above a forward bias threshold voltage potential). Additional majority charge carriers (e.g., holes) may flow through the forward biased junction between the P+ drain region 124 and the second portion of the P− body region 122 toward the first portion of the P− body region 122. Subsequently, the voltage potential applied on the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122 may be lowered to −2.0V from 0.5V. Thus, a predetermined amount of majority charge carriers (e.g., holes) may be accumulated/stored in the first portion of the P− body region 122 via the P+ drain region 124 and the second portion of the P− body region 122. The predetermined amount of charge carriers accumulated/stored in the first portion (e.g., capacitively coupled to word line (WL) 28 of the P-body region 122 may represent that a logic high (e.g., binary “1” data state) may be written in the memory cell 12.


Again, the control signals may be configured to perform a second read operation of a data state (e.g., a logic low (binary “0” data state) and/or a logic high (binary “1” data state)) stored in one or more selected memory cells 12 of one or more selected rows of the memory cell array 20. The controls signals may be also configured to perform a refresh operation of a data state (e.g., a logic low (binary “0” data state) and/or a logic high (binary “1” data state)) stored in one or more selected memory cells 12 of the one or more selected rows of the memory cell array 20. In an exemplary embodiment, the control signals may be configured to perform a read operation and a refresh operation simultaneously.


The control signals may be configured to a predetermined voltage potential to implement a read operation via the bit line (CN) 30 and/or a refresh operation. In an exemplary embodiment, the N+ source region 120 may be coupled to an electrical ground (Vss) via the source line (EN) 32 and the constant voltage potential applied to the P+ drain region 124 via the carrier injection line (EP) 34 may be maintained at 1.4V. Also, the voltage potential applied to the bit line (CN) 30 to the second portion of the P− body region 122 may be maintained at 1.4V. The voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122 may be raised from the voltage potentials applied during the hold operation. In an exemplary embodiment, the voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122 may be raised to −1.0V. The voltage potential applied to the P+ drain region 124 via the carrier injection line (EP) 34 may be raised to 1.4V.


Under such biasing, when a logic high (e.g., binary “1” data state) is stored in the memory cell 12, the predetermined amount of majority charge carriers (e.g., that may represent a logic high (e.g., binary “1” data state)) accumulated/stored in the first portion of the P− body region 122 may flow toward the second portion of the P− body region 122. The predetermined amount of majority charge carriers flown to the second portion of the P− body region 122 may lower a voltage potential at the second portion of the P− body region 122. The predetermined amount of majority charge carriers flown to the second portion of the P− body region 122 may lower the voltage potential barrier at the junction between the second portion of the P− body region 122 and the P+ drain region 124. The junction between the second portion of the P− body region 122 and the P+ drain region 124 may be forward biased (e.g., above a forward bias threshold voltage potential). A predetermined amount of voltage potential and/or current may be generated when the junction between the second portion of the P− body region 122 and the P+ drain region 124 is forward biased. A data sense amplifier in the data write and sense circuitry 36 may detect the generated voltage potential or current (e.g., compared to a reference voltage potential or current) via the bit line (CN) 30 and the decoupling resistor 40 coupled to the second portion of the P− body region 122.


Simultaneously to the read operation, the control signals may be configured to perform a refresh operation. Under the biasing during the read operation, the junction between the second portion of the P− body region 122 and the P+ drain region 124 may be forward biased. A predetermined amount of majority charge carriers (e.g., holes) may flow from the P+ drain region 124 to the first portion of the P− body region 122 via the second portion of the P− body region 122. The flow of predetermined amount of majority charge carriers from the P+ drain region 124 may cause a temporary lowering of the voltage potential at the P+ drain region 124. Also, the junction between first portion of the P− body region 122 and the N+ source region 120 may be forward biased and thus a predetermined amount of electrons may flow from the N+ source region 120 to the first portion of the P− body region 122. The flow of electrons may facilitate the flow of majority charge carriers (e.g., holes) to the first portion of the P− body region 122. The voltage potential applied to the word line (WL) 28 (e.g., that may be capacitively coupled to the first portion of the P− body region 122) may be lowered from −1.0V to −2.0V and thus a predetermined amount of majority charge carriers may be accumulated/stored in the first portion of the P− body region 122. Thus, the predetermined amount of majority charge carriers (e.g., holes) accumulated/stored in the first portion of the P− body region 122 may be restored to the first portion of the P− body region 122 and a logic low (e.g., binary “0” data state) may be refreshed.


Referring to FIG. 13, there is shown a schematic diagram of a memory cell 12 of the memory cell array 20 in accordance with an alternate embodiment of the present disclosure. The memory cell 12 illustrated in FIG. 13 may be similar to the memory cell 12 illustrated in FIG. 4, except that the bit line (CN) 30 may be coupled to a variable power source via the decoupling resistor 40. For example, various control signals may be applied to the bit line (CN) 30 via the decoupling resistor 40 in order to properly bias the memory cells 12 to perform various operations.


The respective bit line (CN) 30 may be coupled to a data sense amplifier circuit of the data write and sense circuitry 36. For example, the respective bit line (CN) 30 may be coupled to the data write and sense circuitry 36 via a decoupling resistor 40. The decoupling resistor 40 may have a predetermined resistance in order to lower a barrier voltage potential of the junction between the second portion of the P− body region 122 and the P+ drain region 124 during various operations (e.g., read or write operations). In an exemplary embodiment, the decoupling resistor 40 may have a resistance so that the voltage potential and/or current generated by the selected memory cells 12 may lower an energy barrier at the junction between the second portion of the P− body region 122 and the P+ drain region 124.


Referring to FIG. 14, there is shown a schematic diagram of at least a portion of a memory cell array 20 having a plurality of memory cells 12 as shown in FIG. 13 in accordance with an alternative embodiment of the present disclosure. The memory cell array 20 illustrated in FIG. 14 may be similar to the memory cell array 20 illustrated in FIG. 5, except that the bit line (CN) 30 may be coupled to a variable power source via the decoupling resistor 40. As discussed above, the memory cell 12 may be coupled to a respective word line (WL) 28, a respective bit line (CN) 30, a respective source line (EN) 32, and/or a respective carrier injection line (EP) 34. The respective bit line (CN) 30 may be coupled to a data sense amplifier circuit of the data write and sense circuitry 36. For example, the respective bit line (CN) 30 may be coupled to the data write and sense circuitry 36 via the decoupling resistor 40. The plurality of memory cells 12 configured in a row direction of the memory cell array 20 may be coupled to a respective carrier injection line (EP) 34.


Referring to FIG. 15, there are shown control signal voltage waveforms for performing various operations on memory cells 12 as shown in FIG. 14 in accordance with an embodiment of the present disclosure. For example, the various operations may include control signals configured to perform a write logic low (e.g., binary “0” data state) operation, a write logic high (e.g., binary “1” data state) operation, a read operation, and/or a refresh operation. Prior to performing various operations, the control signals may be configured to perform a hold operation in order to maintain a data state (e.g., a logic high (binary “1” data state) or a logic low (binary “0” data state)) stored in the memory cell 12. In particular, the control signals may be configured to perform a hold operation in order to maximize a retention time of a data state (e.g., a logic low (binary “0” data state) and/or a logic high (binary “1” data state)) stored in the memory cell 12. Also, the control signals for the hold operation may be configured to eliminate or reduce activities or field (e.g., electrical fields between junctions which may lead to leakage of charges) within the memory cell 12. In an exemplary embodiment, during a hold operation, a negative voltage potential may be applied to the word line (WL) 28 that may be capacitively coupled to one or more portions of the P− body region 122 of the memory cell 12. The voltage potentials applied to other regions (e.g., the N+ source region 120 and/or P+ drain region 124) may be maintained at 0V.


For example, the negative voltage potential applied to the word line (WL) 28 (e.g., capacitively coupled to the P− region 122 of the memory cell 12) may be −2.0V. During the hold operation, the junction between the N+ source region 120 and first portion of the P− body region 122 and the junction between the P+ drain region 124 and the second portion of the P− body region 122 may be reverse biased in order to retain a data state (e.g., a logic high (binary “1” data state) or a logic low (binary “0” data state)) stored in the memory cell 12.


Control signals may be configured to perform one or more write logic low (e.g., binary “0” data state) operations to one or more selected memory cells 12. In an exemplary embodiment, a write logic low (e.g., binary “0” data state) operation may be performed on one or more selected rows of memory cells 12, whereby all of the memory cells 12 in the one or more selected rows of memory cells 12 are written to logic low (e.g., binary “0” data state). Thereafter, selected memory cells 12 in the one or more selected rows of memory cells 12 may be selectively written to a logic high (e.g., binary “1” data state).


For example, the write logic low (e.g., binary “0” data state) operation may be performed to one or more selected memory cells 12 in order to deplete charge carriers that may have accumulated/stored in the P− body regions 122 of the one or more selected memory cells 12. Various voltage potentials may be applied to the various regions of the memory cell 12. In an exemplary embodiment, the voltage potentials applied to the N+ source region 120 may be coupled to an electrical ground (Vss). The voltage potential applied to the word line (WL) 28 that may be capacitively coupled to a first portion of the P− body region 122 may be raised from a voltage potential applied during the hold operation. The voltage potential applied to the P+ drain region 124 and the voltage potential applied to the bit line (CN) 30 to the second portion of the P− body region 122 may be raised from a voltage potential applied during the hold operation. In an exemplary embodiment, the voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122 may be raised to 0.5V from −2.0V. The voltage potential applied to the P+ drain region 124 and the voltage potential applied to the bit line (CN) 30 to the second portion of the P− body region 122 may be raised to 1.4V from 0V.


Under such biasing, the junction between the N+ source region 120 and the first portion of the P− body region 122 and the junction between the first portion of the P− body region 122 and the second portion of the P− body region 122 may be forward biased. The junction between the second portion of the P− body region 122 and the P+ drain region 124 may be reverse biased. The majority charge carriers (e.g., holes) that may have accumulated/stored in the first portion of the P− body region 122 may flow to the second portion of the P− body region 122 and lower a voltage potential barrier at the junction between the second portion of the P− body region 122 and the P+ drain region 124. Also, the majority charge carrier (e.g., holes) that may have accumulated/stored in the first portion of the P− body region 122 may flow to the N+ source region 120. Thus, the majority charge carriers (e.g., holes) that may have accumulated/stored in first portion of the P− body region 122 may be depleted via the second portion of the P− body region 122 and/or the N+ source region 120. By removing the majority charge carriers that may have accumulated/stored in first portion of the P− body region 122, a logic low (e.g., binary “0” data state) may be written to the memory cell 12.


Subsequent to performing a write logic low (e.g., binary “0” data state) operation, control signals may be configured to write a logic high (e.g., binary “1” data state) to one or more selected memory cells 12 of one or more selected rows of the memory cell array 20. In an exemplary embodiment, a write logic high (e.g., binary “1” data state) operation may have control signals configured to cause accumulation/storage of majority charge carriers in the P-body region 122.


In an exemplary embodiment, a voltage potential applied to the N+ source region 120 of the memory cell 12 may be coupled to an electrical ground (Vss) via the source line (EN) 32. The voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122 and the voltage potential applied to P+ drain region 124 may be maintained as the same voltage potentials applied during the write logic low (e.g., binary “0” data state) operation. For example, the voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122 may be maintained at 0.5V. The voltage potential applied to the P+ drain region 124 via the carrier injection line (EP) 34 may be maintained at 1.4V. The voltage potential applied to the bit line (CN) 30 to the second portion of the P− body region 122 may be lowered from the voltage potential applied during the write logic low (e.g., binary “0” data state) operation. In an exemplary embodiment, the voltage potential applied to the bit line (CN) 30 to the second portion of the P− body region 122 may be lowered to 0V from 1.4V.


Under such biasing, the junction between the N+ source region 120 and the first portion of the P− body region 122, the junction between the first portion of the P− body region 122 and the second portion of the P− body region 122, and the junction between the second portion of the P− body region 122 and the P+ drain region 124 may become forward biased. For example, the majority charge carriers (e.g., holes) at the first portion of the P− body region 122 may flow toward the second portion of the P− body region 122. For example, majority charge carriers (e.g., holes) may flow through the forward biased junction between the P+ drain region 124 and the second portion of the P− body region 122 toward the first portion of the P− body region 122. Subsequently, the voltage potential applied on the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122 may be lowered to −2.0V from 0.5V. Thus, a predetermined amount of majority charge carriers (e.g., holes) may be accumulated/stored in the first portion of the P− body region 122 via the P+ drain region 124 and the second portion of the P− body region 122. The predetermined amount of charge carriers accumulated/stored in the first portion of the P− body region 122 may represent that a logic high (e.g., binary “1” data state) may be written in the memory cell 12.


In an exemplary embodiment, control signals may be configured to perform a read operation of a data state (e.g., a logic low (binary “0” data state) and/or a logic high (binary “1” data state)) stored in one or more selected memory cells 12 of one or more selected rows of the memory cell array 20. The controls signals may be also configured to perform a refresh operation of a data state (e.g., a logic low (binary “0” data state) and/or a logic high (binary “1” data state)) stored in one or more selected memory cells 12 of the one or more selected rows of the memory cell array 20. In an exemplary embodiment, the control signals may be configured to perform a read operation and a refresh operation simultaneously.


The control signals may be configured to a predetermined voltage potential to implement a read operation via the bit line (CN) 30 and/or a refresh operation. In an exemplary embodiment, the N+ source region 120 may be coupled to an electrical ground (Vss) via the source line (EN) 32. The voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122, the voltage potential applied to the P+ drain region 124, the voltage potential applied to the bit line (CN) 30 to the second portion of the P− body region 122 may be raised from the voltage potentials applied during the hold operation. In an exemplary embodiment, the voltage potential applied to the word line (WL) 28 that may be capacitively coupled to the first portion of the P− body region 122 may be raised to −1.0V. The voltage potential applied to the P+ drain region 124 via the carrier injection line (EP) 34 may be raised to 1.4V. The voltage potential applied to the bit line (CN) 30 to the second portion of the P− body region 122 may be raised to 1.4V.


Under such biasing, when a logic low (e.g., binary “0” data state) is stored in the memory cell 12, the predetermined amount of majority charge carriers (e.g., holes) accumulated/stored in the first portion of the P− body region 122 may flow toward the second portion of the P− body region 122. The predetermined amount of majority charge carriers (e.g., represent a logic low (e.g., binary “0” data state)) flown to the second portion of the P− body region 122 may lower a voltage potential at the second portion of the P− body region 122. Also, the predetermined amount of majority charge carriers flown to the second portion of the P− body region 122 may lower the voltage potential barrier at the junction between the second portion of the P− body region 122 and the P+ drain region 124. However, the junction between the second portion of the P− body region 122 and the P+ drain region 124 may remain reverse biased or become weakly forward biased (e.g., above a reverse bias voltage and below a forward bias threshold voltage potential). A small amount of voltage potential and current or no voltage potential and current (e.g., compared to a reference voltage potential or current) may be generated when the junction between the second portion of the P− body region 122 and the P+ drain region 124 is reverse biased or weakly forward biased. A data sense amplifier in the data write and sense circuitry 36 may detect the small amount of voltage potential or current (e.g., compared to a reference voltage potential or current) or no voltage potential or current via the bit line (CN) 30 coupled to the second portion of the P− body region 122.


In another exemplary embodiment, when a logic high (e.g., binary “1” data state) is stored in the memory cell 12, the predetermined amount of majority charge carriers (e.g., that may represent a logic high (e.g., binary “1” data state)) accumulated/stored in the first portion of the P− body region 122 may flow toward the second portion of the P− body region 122. The predetermined amount of majority charge carriers flown to the second portion of the P− body region 122 may lower a voltage potential at the second portion of the P− body region 122. The predetermined amount of majority charge carriers flown to the second portion of the P− body region 122 may lower the voltage potential barrier at the junction between the second portion of the P− body region 122 and the P+ drain region 124. The junction between the second portion of the P− body region 122 and the P+ drain region 124 may be forward biased (e.g., above a forward bias threshold voltage potential). A predetermined amount of voltage potential and/or current may be generated when the junction between the second portion of the P− body region 122 and the P+ drain region 124 is forward biased. A data sense amplifier in the data write and sense circuitry 36 may detect the generated voltage potential or current (e.g., compared to a reference voltage potential or current) at the second portion of the P− body region 122 via the bit line (CN) 30 and the decoupling resistor 40 coupled to the second portion of the P− body region 122.


Simultaneously to the read operation, the control signals may be configured to perform a refresh operation. The refresh operation may refresh a data state (e.g., a logic low (e.g., binary “0” data state) or a logic high (e.g., binary “1” data state)) stored in the memory cell 12. In an exemplary embodiment, when a logic low is stored in the memory cell 12 and under the biasing during the read operation, the junction between the first portion of the P− body region 122 and the N+ source region 120 may be forward biased. A predetermined amount of residual majority charge carriers (e.g., holes) accumulated/stored in the first portion of the P− body region 122 may be depleted from the first portion of the P− body region 122 via the N+ source region 120. Also, as discussed above, a predetermined amount of majority charge carriers (e.g., holes) accumulated/stored in the first portion of the P− body region 122 may flow from the first portion of the P− body region 122 to the second portion of the P− body region 122 and thus lowering the voltage potential at the second portion of the P− body region 122. Thus, the majority charge carriers (e.g., holes) accumulated/stored in the first portion of the P− body region 122 may be depleted from the first portion of the P− body region 122 and a logic low (e.g., binary “0” data state) may be refreshed.


In another exemplary embodiment, when a logic high (e.g., binary “1” data state) is stored in the memory cell 12 and under the biasing during the read operation, the junction between the second portion of the P− body region 122 and the P+ drain region 124 may be forward biased. A predetermined amount of majority charge carriers (e.g., holes) may flow from the P+ drain region 124 to the first portion of the P− body region 122 via the second portion of the P− body region 122. The flow of predetermined amount of majority charge carriers from the P+ drain region 124 may gradually lower the voltage potential at the P+ drain region 124. The voltage potential at the second portion of the P− body region 122 may be also gradually lowered. Also, the junction between first portion of the P− body region 122 and the N+ source region 120 may be forward biased and thus a predetermined amount of electrons may flow from the N+ source region 120 to the first portion of the P− body region 122. The flow of electrons may facilitate the flow of majority charge carriers (e.g., holes) to the first portion of the P− body region 122. The voltage potential applied to the word line (WL) 28 (e.g., that may be capacitively coupled to the first portion of the P− body region 122) may be lowered from −1.0V to −2.0V and thus a predetermined amount of majority charge carriers may be accumulated/stored in the first portion of the P− body region 122. Thus, the predetermined amount of majority charge carriers (e.g., holes) accumulated/stored in the first portion of the P− body region 122 may be restored to the first portion of the P− body region 122 and a logic low (e.g., binary “0” data state) may be refreshed.


At this point it should be noted that providing techniques for refreshing a semiconductor memory device in accordance with the present disclosure as described above may involve the processing of input data and the generation of output data to some extent. This input data processing and output data generation may be implemented in hardware or software. For example, specific electronic components may be employed in a semiconductor memory device or similar or related circuitry for implementing the functions associated with providing techniques for refreshing a semiconductor memory device in accordance with the present disclosure as described above. Alternatively, one or more processors operating in accordance with instructions may implement the functions associated with providing techniques for refreshing a semiconductor memory device in accordance with the present disclosure as described above. If such is the case, it is within the scope of the present disclosure that such instructions may be stored on one or more processor readable media (e.g., a magnetic disk or other storage medium), or transmitted to one or more processors via one or more signals embodied in one or more carrier waves.


The present disclosure is not to be limited in scope by the specific embodiments described herein. Indeed, other various embodiments of and modifications to the present disclosure, in addition to those described herein, will be apparent to those of ordinary skill in the art from the foregoing description and accompanying drawings. Thus, such other embodiments and modifications are intended to fall within the scope of the present disclosure. Further, although the present disclosure has been described herein in the context of a particular implementation in a particular environment for a particular purpose, those of ordinary skill in the art will recognize that its usefulness is not limited thereto and that the present disclosure may be beneficially implemented in any number of environments for any number of purposes. Accordingly, the claims set forth below should be construed in view of the full breadth and spirit of the present disclosure as described herein.

Claims
  • 1. A semiconductor memory device comprising: data write and sense circuitry;memory selection and control circuitry; anda memory cell array coupled to the data write and sense circuitry and the memory selection and control circuitry, the memory cell array comprising a plurality of memory cells, each of the plurality of memory cells comprising: a first region coupled to a source line;a second region coupled to a carrier injection line;a body region capacitively coupled to at least one word line and disposed between the first region and the second region; anda bit line directly coupled to at least a portion of the body region between where a first of the at least one word line is capacitively coupled to the body region and where the second region is disposed with respect to the body region.
  • 2. The semiconductor memory device according to claim 1, wherein the first region is an N-doped region and the second region is a P-doped region.
  • 3. The semiconductor memory device according to claim 1, wherein the body region is an undoped region.
  • 4. The semiconductor memory device according to claim 1, wherein the body region comprises a first portion and a second portion, wherein the first portion of the body region and the second portion of the body region are different portions of the body region.
  • 5. The semiconductor memory device according to claim 4, wherein the at least one word line is capacitively coupled to the first portion of the body region.
  • 6. The semiconductor memory device according to claim 5, wherein the bit line is directly coupled to the second portion of the body region.
  • 7. The semiconductor memory device according to claim 6, wherein the bit line comprises a decoupling resistor connected in series.
  • 8. The semiconductor memory device according to claim 7, wherein the decoupling resistor has a resistance that causes a current flow through the decoupling resistor between a current that represents a logic low and a current that represents a logic high.
  • 9. The semiconductor memory device according to claim 1, wherein a plurality of word lines are capacitively coupled to the body region.
  • 10. The semiconductor memory device according to claim 9, wherein the plurality of word lines are capacitively coupled to a plurality of side portions of the body region.
  • 11. The semiconductor memory device according to claim 9, wherein each of the plurality of word lines is capacitively coupled to a different portion on a common side of the body region.
  • 12. The semiconductor memory device according to claim 9, wherein each of the plurality of word lines is capacitively coupled to opposite side portions of the body region.
  • 13. The semiconductor memory device according to claim 9, wherein the plurality of word lines comprise the first word line and a second word line.
  • 14. The semiconductor memory device according to claim 13, wherein the first word line is capacitively coupled to a first portion of the body region and the second word line is capacitively coupled to a second portion of the body region, wherein the first portion of the body region and the second portion of the body region are different portions of the body region.
  • 15. The semiconductor memory device according to claim 14, wherein the bit line is directly coupled to the second portion of the body region.
  • 16. The semiconductor memory device according to claim 15, wherein the bit line comprises a decoupling resistor connected in series.
  • 17. The semiconductor memory device according to claim 16, wherein the decoupling resistor has a resistance that causes a current flow through the decoupling resistor between a current that represents a logic low and a current that represents a logic high.
  • 18. The semiconductor memory device according to claim 14, wherein the bit line is directly coupled to the second portion of the body region and the second word line is capacitively coupled to the second portion of the body region on opposite sides of the second portion of the body region.
  • 19. The semiconductor memory device according to claim 1, wherein the bit line is coupled to the carrier injection line.
  • 20. The semiconductor memory device according to claim 19, wherein the bit line is coupled to the carrier injection line via a decoupling resistor.
CROSS-REFERENCE TO RELATED APPLICATIONS

This patent application is a continuation of U.S. patent application Ser. No. 13/031,906, filed Feb. 22, 2011, now U.S. Pat. No. 8,630,126, issued Jan. 14, 2014, which claims priority to U.S. Provisional Patent Application No. 61/332,037, filed May 6, 2010, each of which is hereby incorporated by reference herein in its entirety.

US Referenced Citations (313)
Number Name Date Kind
3439214 Kabell Apr 1969 A
3997799 Baker Dec 1976 A
4032947 Kesel et al. Jun 1977 A
4250569 Sasaki et al. Feb 1981 A
4262340 Sasaki et al. Apr 1981 A
4298962 Hamano et al. Nov 1981 A
4371955 Sasaki Feb 1983 A
4630089 Sasaki et al. Dec 1986 A
4658377 McElroy Apr 1987 A
4791610 Takemae Dec 1988 A
4807195 Busch et al. Feb 1989 A
4954989 Auberton-Herve et al. Sep 1990 A
4979014 Hieda et al. Dec 1990 A
5010524 Fifield et al. Apr 1991 A
5144390 Matloubian Sep 1992 A
5164805 Lee Nov 1992 A
5258635 Nitayama et al. Nov 1993 A
5313432 Lin et al. May 1994 A
5315541 Harari et al. May 1994 A
5350938 Matsukawa et al. Sep 1994 A
5355330 Hisamoto et al. Oct 1994 A
5388068 Ghoshal et al. Feb 1995 A
5397726 Bergemont Mar 1995 A
5432730 Shubat et al. Jul 1995 A
5446299 Acovic et al. Aug 1995 A
5448513 Hu et al. Sep 1995 A
5466625 Hsieh et al. Nov 1995 A
5489792 Hu et al. Feb 1996 A
5506436 Hayashi et al. Apr 1996 A
5515383 Katoozi May 1996 A
5526307 Yiu et al. Jun 1996 A
5528062 Hsieh et al. Jun 1996 A
5568356 Schwartz Oct 1996 A
5583808 Brahmbhatt Dec 1996 A
5593912 Rajeevakumar Jan 1997 A
5606188 Bronner et al. Feb 1997 A
5608250 Kalnitsky Mar 1997 A
5627092 Alsmeier et al. May 1997 A
5631186 Park et al. May 1997 A
5677867 Hazani Oct 1997 A
5696718 Hartmann Dec 1997 A
5740099 Tanigawa Apr 1998 A
5754469 Hung et al. May 1998 A
5774411 Hsieh et al. Jun 1998 A
5778243 Aipperspach et al. Jul 1998 A
5780906 Wu et al. Jul 1998 A
5784311 Assaderaghi et al. Jul 1998 A
5798968 Lee et al. Aug 1998 A
5811283 Sun Sep 1998 A
5847411 Morii Dec 1998 A
5877978 Morishita et al. Mar 1999 A
5886376 Acovic et al. Mar 1999 A
5886385 Arisumi et al. Mar 1999 A
5897351 Forbes Apr 1999 A
5929479 Oyama Jul 1999 A
5930648 Yang Jul 1999 A
5936265 Koga Aug 1999 A
5939745 Park et al. Aug 1999 A
5943258 Houston et al. Aug 1999 A
5943581 Lu et al. Aug 1999 A
5960265 Acovic et al. Sep 1999 A
5963473 Norman Oct 1999 A
5968840 Park et al. Oct 1999 A
5977578 Tang Nov 1999 A
5982003 Hu et al. Nov 1999 A
5986914 McClure Nov 1999 A
6018172 Hidaka et al. Jan 2000 A
6048756 Lee et al. Apr 2000 A
6081443 Morishita et al. Jun 2000 A
6096598 Furukawa et al. Aug 2000 A
6097056 Hsu et al. Aug 2000 A
6097624 Chung et al. Aug 2000 A
6111778 MacDonald et al. Aug 2000 A
6121077 Hu et al. Sep 2000 A
6133597 Li et al. Oct 2000 A
6157216 Lattimore et al. Dec 2000 A
6171923 Chi et al. Jan 2001 B1
6177300 Houston et al. Jan 2001 B1
6177698 Gruening et al. Jan 2001 B1
6177708 Kuang et al. Jan 2001 B1
6214694 Leobandung et al. Apr 2001 B1
6222217 Kunikiyo Apr 2001 B1
6225158 Furukawa et al. May 2001 B1
6229161 Nemati et al. May 2001 B1
6245613 Hsu et al. Jun 2001 B1
6252281 Yamamoto et al. Jun 2001 B1
6262935 Parris et al. Jul 2001 B1
6292424 Ohsawa Sep 2001 B1
6297090 Kim Oct 2001 B1
6300649 Hu et al. Oct 2001 B1
6333532 Davari et al. Dec 2001 B1
6333866 Ogata Dec 2001 B1
6350653 Adkisson et al. Feb 2002 B1
6351426 Ohsawa Feb 2002 B1
6359802 Lu et al. Mar 2002 B1
6384445 Hidaka et al. May 2002 B1
6391658 Gates et al. May 2002 B1
6403435 Kang et al. Jun 2002 B1
6421269 Somasekhar et al. Jul 2002 B1
6424011 Assaderaghi et al. Jul 2002 B1
6424016 Houston Jul 2002 B1
6429477 Mandelman et al. Aug 2002 B1
6432769 Fukuda et al. Aug 2002 B1
6440872 Mandelman et al. Aug 2002 B1
6441435 Chan Aug 2002 B1
6441436 Wu et al. Aug 2002 B1
6466511 Fujita et al. Oct 2002 B2
6479862 King et al. Nov 2002 B1
6480407 Keeth Nov 2002 B1
6492211 Divakaruni et al. Dec 2002 B1
6518105 Yang et al. Feb 2003 B1
6531754 Nagano et al. Mar 2003 B1
6537871 Forbes et al. Mar 2003 B2
6538916 Ohsawa Mar 2003 B2
6544837 Divakauni et al. Apr 2003 B1
6548848 Horiguchi et al. Apr 2003 B2
6549450 Hsu et al. Apr 2003 B1
6552398 Hsu et al. Apr 2003 B2
6552932 Cernea Apr 2003 B1
6556477 Hsu et al. Apr 2003 B2
6560142 Ando May 2003 B1
6563733 Liu et al. May 2003 B2
6566177 Radens et al. May 2003 B1
6567330 Fujita et al. May 2003 B2
6573566 Ker et al. Jun 2003 B2
6574135 Komatsuzaki Jun 2003 B1
6590258 Divakauni et al. Jul 2003 B2
6590259 Adkisson et al. Jul 2003 B2
6617651 Ohsawa Sep 2003 B2
6621725 Ohsawa Sep 2003 B2
6632723 Watanabe et al. Oct 2003 B2
6650565 Ohsawa Nov 2003 B1
6653175 Nemati et al. Nov 2003 B1
6686624 Hsu Feb 2004 B2
6703673 Houston Mar 2004 B2
6707118 Muljono et al. Mar 2004 B2
6714436 Burnett et al. Mar 2004 B1
6721222 Somasekhar et al. Apr 2004 B2
6825524 Ikehashi et al. Nov 2004 B1
6861689 Burnett Mar 2005 B2
6870225 Bryant et al. Mar 2005 B2
6882566 Nejad et al. Apr 2005 B2
6888770 Ikehashi May 2005 B2
6891225 Horiguchi et al. May 2005 B2
6894913 Yamauchi May 2005 B2
6897098 Hareland et al. May 2005 B2
6903984 Tang et al. Jun 2005 B1
6909151 Hareland et al. Jun 2005 B2
6912150 Portman et al. Jun 2005 B2
6913964 Hsu Jul 2005 B2
6936508 Visokay et al. Aug 2005 B2
6967358 Nemati et al. Nov 2005 B2
6969662 Fazan et al. Nov 2005 B2
6975536 Maayan et al. Dec 2005 B2
6982902 Gogl et al. Jan 2006 B2
6987041 Ohkawa Jan 2006 B2
7030436 Forbes Apr 2006 B2
7037790 Chang et al. May 2006 B2
7041538 Ieong et al. May 2006 B2
7042765 Sibigtroth et al. May 2006 B2
7061806 Tang et al. Jun 2006 B2
7085153 Ferrant et al. Aug 2006 B2
7085156 Ferrant et al. Aug 2006 B2
7170807 Fazan et al. Jan 2007 B2
7177175 Fazan et al. Feb 2007 B2
7187581 Ferrant et al. Mar 2007 B2
7195959 Plummer et al. Mar 2007 B1
7209384 Kim Apr 2007 B1
7221580 Penchuk May 2007 B1
7230846 Keshavarzi et al. Jun 2007 B2
7233024 Scheuerlein et al. Jun 2007 B2
7256459 Shino Aug 2007 B2
7301803 Okhonin et al. Nov 2007 B2
7301838 Waller et al. Nov 2007 B2
7317641 Scheuerlein Jan 2008 B2
7324387 Bergemont et al. Jan 2008 B1
7335934 Fazan Feb 2008 B2
7341904 Willer Mar 2008 B2
7416943 Figura et al. Aug 2008 B2
7456439 Horch Nov 2008 B1
7460395 Cho et al. Dec 2008 B1
7477540 Okhonin et al. Jan 2009 B2
7492632 Carman Feb 2009 B2
7517744 Mathew et al. Apr 2009 B2
7539041 Kim et al. May 2009 B2
7542340 Fisch et al. Jun 2009 B2
7542345 Okhonin et al. Jun 2009 B2
7545694 Srinivasa Raghavan et al. Jun 2009 B2
7606066 Okhonin et al. Oct 2009 B2
7688629 Kim Mar 2010 B2
7696032 Kim et al. Apr 2010 B2
7894256 Nemati et al. Feb 2011 B1
8139418 Carman Mar 2012 B2
8315099 Van Buskirk et al. Nov 2012 B2
20010050406 Akita et al. Dec 2001 A1
20010055859 Yamada et al. Dec 2001 A1
20020030214 Horiguchi Mar 2002 A1
20020034855 Horiguchi et al. Mar 2002 A1
20020036322 Divakauni et al. Mar 2002 A1
20020051378 Ohsawa May 2002 A1
20020064913 Adkisson et al. May 2002 A1
20020070411 Vermandel et al. Jun 2002 A1
20020072155 Liu et al. Jun 2002 A1
20020076880 Yamada et al. Jun 2002 A1
20020086463 Houston et al. Jul 2002 A1
20020089038 Ning Jul 2002 A1
20020098643 Kawanaka et al. Jul 2002 A1
20020110018 Ohsawa Aug 2002 A1
20020114191 Iwata et al. Aug 2002 A1
20020130341 Horiguchi et al. Sep 2002 A1
20020160581 Watanabe et al. Oct 2002 A1
20020180069 Houston Dec 2002 A1
20030003608 Arikado et al. Jan 2003 A1
20030015757 Ohsawa Jan 2003 A1
20030035324 Fujita et al. Feb 2003 A1
20030042516 Forbes et al. Mar 2003 A1
20030047784 Matsumoto et al. Mar 2003 A1
20030057487 Yamada et al. Mar 2003 A1
20030057490 Nagano et al. Mar 2003 A1
20030102497 Fried et al. Jun 2003 A1
20030112659 Ohsawa Jun 2003 A1
20030123279 Aipperspach et al. Jul 2003 A1
20030146474 Ker et al. Aug 2003 A1
20030146488 Nagano et al. Aug 2003 A1
20030151112 Yamada et al. Aug 2003 A1
20030231521 Ohsawa Dec 2003 A1
20040021137 Fazan et al. Feb 2004 A1
20040021179 Lee et al. Feb 2004 A1
20040029335 Lee et al. Feb 2004 A1
20040075143 Bae et al. Apr 2004 A1
20040108532 Forbes Jun 2004 A1
20040148482 Grundy et al. Jul 2004 A1
20040159853 Nemati et al. Aug 2004 A1
20040188714 Scheuerlein et al. Sep 2004 A1
20040217420 Yeo et al. Nov 2004 A1
20050001257 Schloesser et al. Jan 2005 A1
20050001269 Hayashi et al. Jan 2005 A1
20050017240 Fazan Jan 2005 A1
20050047240 Ikehashi et al. Mar 2005 A1
20050062088 Houston Mar 2005 A1
20050063224 Fazan et al. Mar 2005 A1
20050064659 Willer Mar 2005 A1
20050105342 Tang et al. May 2005 A1
20050111255 Tang et al. May 2005 A1
20050121710 Shino Jun 2005 A1
20050135169 Somasekhar et al. Jun 2005 A1
20050141262 Yamada et al. Jun 2005 A1
20050141290 Tang et al. Jun 2005 A1
20050145886 Keshavarzi et al. Jul 2005 A1
20050145935 Keshavarzi et al. Jul 2005 A1
20050167751 Nakajima et al. Aug 2005 A1
20050185462 Yamazaki et al. Aug 2005 A1
20050189576 Ohsawa Sep 2005 A1
20050208716 Takaura et al. Sep 2005 A1
20050226070 Ohsawa Oct 2005 A1
20050232043 Ohsawa Oct 2005 A1
20050242396 Park et al. Nov 2005 A1
20050265107 Tanaka Dec 2005 A1
20060011940 Nemati et al. Jan 2006 A1
20060043484 Cabral et al. Mar 2006 A1
20060084247 Liu Apr 2006 A1
20060091462 Okhonin et al. May 2006 A1
20060098481 Okhonin et al. May 2006 A1
20060126374 Waller et al. Jun 2006 A1
20060131650 Okhonin et al. Jun 2006 A1
20060223302 Chang et al. Oct 2006 A1
20060256606 Park Nov 2006 A1
20060279985 Keshavarzi et al. Dec 2006 A1
20070008811 Keeth et al. Jan 2007 A1
20070023833 Okhonin et al. Feb 2007 A1
20070045709 Yang Mar 2007 A1
20070058427 Okhonin et al. Mar 2007 A1
20070064489 Bauser Mar 2007 A1
20070085140 Bassin Apr 2007 A1
20070097751 Popoff et al. May 2007 A1
20070114599 Hshieh May 2007 A1
20070133330 Ohsawa Jun 2007 A1
20070138524 Kim et al. Jun 2007 A1
20070138530 Okhonin Jun 2007 A1
20070187751 Hu et al. Aug 2007 A1
20070187775 Okhonin et al. Aug 2007 A1
20070200176 Kammler et al. Aug 2007 A1
20070211535 Kim Sep 2007 A1
20070252205 Hoentschel et al. Nov 2007 A1
20070263466 Morishita et al. Nov 2007 A1
20070278578 Yoshida et al. Dec 2007 A1
20080025113 Kitagawa Jan 2008 A1
20080049486 Gruening-von Schwerin Feb 2008 A1
20080049529 Ohsawa Feb 2008 A1
20080083949 Zhu et al. Apr 2008 A1
20080099808 Burnett et al. May 2008 A1
20080130379 Ohsawa Jun 2008 A1
20080133849 Deml et al. Jun 2008 A1
20080144378 Park et al. Jun 2008 A1
20080165577 Fazan et al. Jul 2008 A1
20080251830 Higashi et al. Oct 2008 A1
20080253179 Slesazeck Oct 2008 A1
20080258206 Hofmann Oct 2008 A1
20090080244 Carman et al. Mar 2009 A1
20090086535 Ferrant et al. Apr 2009 A1
20090121269 Caillat et al. May 2009 A1
20090127592 El-Kareh et al. May 2009 A1
20090201723 Okhonin et al. Aug 2009 A1
20100008164 Murayama et al. Jan 2010 A1
20100085813 Shino Apr 2010 A1
20100091586 Carman Apr 2010 A1
20100110816 Nautiyal et al. May 2010 A1
20100259964 Van Buskirk et al. Oct 2010 A1
20100271858 Carman et al. Oct 2010 A1
20100271880 Carman Oct 2010 A1
20110089419 Yamazaki et al. Apr 2011 A1
20110252164 Grundy et al. Oct 2011 A1
20120275215 Tsukada et al. Nov 2012 A1
Foreign Referenced Citations (104)
Number Date Country
272437 Jul 1927 CA
101136241 Mar 2008 CN
030856 Jun 1981 EP
175378 Mar 1986 EP
202515 Nov 1986 EP
207619 Jan 1987 EP
245515 Nov 1987 EP
253631 Jan 1988 EP
300157 Jan 1989 EP
333426 Sep 1989 EP
350057 Jan 1990 EP
354348 Feb 1990 EP
359551 Mar 1990 EP
362961 Apr 1990 EP
366882 May 1990 EP
465961 Jan 1992 EP
510607 Oct 1992 EP
513923 Nov 1992 EP
537677 Apr 1993 EP
564204 Oct 1993 EP
579566 Jan 1994 EP
599388 Jun 1994 EP
599506 Jun 1994 EP
601590 Jun 1994 EP
606758 Jul 1994 EP
642173 Mar 1995 EP
682370 Nov 1995 EP
689252 Dec 1995 EP
694977 Jan 1996 EP
725402 Aug 1996 EP
726601 Aug 1996 EP
727820 Aug 1996 EP
727822 Aug 1996 EP
731972 Sep 1996 EP
739097 Oct 1996 EP
744772 Nov 1996 EP
788165 Aug 1997 EP
801427 Oct 1997 EP
836194 Apr 1998 EP
844671 May 1998 EP
858109 Aug 1998 EP
860878 Aug 1998 EP
869511 Oct 1998 EP
878804 Nov 1998 EP
920059 Jun 1999 EP
924766 Jun 1999 EP
933820 Aug 1999 EP
951072 Oct 1999 EP
971360 Jan 2000 EP
980101 Feb 2000 EP
993037 Apr 2000 EP
1073121 Jan 2001 EP
1162663 Dec 2001 EP
1162744 Dec 2001 EP
1179850 Feb 2002 EP
1180799 Feb 2002 EP
1191596 Mar 2002 EP
1204146 May 2002 EP
1204147 May 2002 EP
1209747 May 2002 EP
1233454 Aug 2002 EP
1237193 Sep 2002 EP
1241708 Sep 2002 EP
1253634 Oct 2002 EP
1280205 Jan 2003 EP
1288955 Mar 2003 EP
2197494 Mar 1974 FR
1414228 Nov 1975 GB
55-038664 Mar 1980 JP
S62-007149 Jan 1987 JP
62-272561 Nov 1987 JP
02-294076 Dec 1990 JP
03-171768 Jul 1991 JP
H04-176163 Jun 1992 JP
04-239177 Aug 1992 JP
05-347419 Dec 1993 JP
08-213624 Aug 1996 JP
08-274277 Oct 1996 JP
H08-316337 Nov 1996 JP
09-046688 Feb 1997 JP
09-082912 Mar 1997 JP
10-242470 Sep 1998 JP
11-087649 Mar 1999 JP
12-247735 Aug 2000 JP
12-389106 Dec 2000 JP
13-180633 Jun 2001 JP
2002-009081 Jan 2002 JP
2002-094027 Mar 2002 JP
2002-176154 Jun 2002 JP
2002-246571 Aug 2002 JP
2002-329795 Nov 2002 JP
2002-343886 Nov 2002 JP
2002-353080 Dec 2002 JP
2003-031693 Jan 2003 JP
2003-68877 Mar 2003 JP
2003-086712 Mar 2003 JP
2003-100641 Apr 2003 JP
2003-100900 Apr 2003 JP
2003-132682 May 2003 JP
2003-203967 Jul 2003 JP
2003-243528 Aug 2003 JP
2004-335553 Nov 2004 JP
WO-0124268 Apr 2001 WO
WO-2005008778 Jan 2005 WO
Non-Patent Literature Citations (176)
Entry
International search report mailed on Nov. 28, 2011, for International Applicaiton No. PCT/US11/034924 filed May 3, 2011.
International search report mailed on Dec. 19, 2011, for International Applicaiton No. PCT/US11/034937 filed May 3, 2011.
Arimoto et al., A Configurable Enhanced T2RAM Macro for System-Level Power Management Unified Memory, 2006, VLSI Symposium, 2 pages.
Arimoto, A High-Density Scalable Twin Transistor RAM (TTRAM) With Verify Control for SOI Platform Memory IPs, Nov. 2007, IEEE J. Solid-State Circuits, vol. 22, No. 11, p. 2611-2619.
Asian Technology Information Program (ATIP) Scoops™, “Novel Capacitorless 1T-Dram From Single-Gate PD-SOI to Double-Gate FinDRAM”, May 9, 2005, 9 pages.
Assaderaghi et al., “A Dynamic Threshold Voltage MOSFET (DTMOS) for Ultra-Low Voltage Operation”, IEEE IEDM, 1994, p. 809-812.
Assaderaghi et al., “A Dynamic Threshold Voltage MOSFET (DTMOS) for Very Low Voltage Operation”, IEEE Electron Device Letters, vol. 15, No. 12, Dec. 1994, p. 510-512.
Assaderaghi et al., “A Novel Silicon-On-Insulator (SOI) MOSFET for Ultra Low Voltage Operation”, 1994 IEEE Symposium on Low Power Electronics, p. 58-59.
Assaderaghi et al., “Dynamic Threshold-Voltage MOSFET (DTMOS) for Ultra-Low Voltage VLSI”, IEEE Transactions on Electron Devices, vol. 44, No. 3, Mar. 1997, p. 414-422.
Assaderaghi et al., “High-Field Transport of Inversion-Layer Electrons and Holes Including Velocity Overshoot”, IEEE Transactions on Electron Devices, vol. 44, No. 4, Apr. 1997, p. 664-671.
Avci, Floating Body Cell (FBC) Memory for 16-nm Technology with Low Variation on Thin Silicon and 10-nm BOX, Oct. 2008, SOI Conference, 2 pages.
Bae, Evaluation of 1T RAM using Various Operation Methods with SOONO (Silicon-On-ONO) device, Dec. 2008, IEDM, p. 805-808.
Ban et al., Integration of Back-Gate Doping for 15-nm Node Floating Body Cell (FBC) Memory, Components Research, Process Technology Modeling, presented in the 2010 VLSI Symposium on Jun. 17, 2010, 2 pages.
Ban, A Scaled Floating Body Cell (FBC) Memory with High-k+Metal Gate on Thin-Silicon and Thin-BOX for 16-nm Technology Node and Beyond, Jun. 2008, VLSI Symposium, p. 92-93.
Ban, Ibrahim, et al., “Floating Body Cell with Independently-Controlled Double Gates for High Density Memory,” Electron Devices Meeting, 2006. IEDM '06. International, IEEE, p. 1-4, Dec. 2006.
Bawedin, Maryline, et al., A Capacitorless 1T Dram on SOI Based on Dynamic Coupling and Double-Gate Operation, IEEE Electron Device Letters, vol. 29, No. 7, Jul. 2008, p. 795-798.
Blagojevic et al., Capacitorless 1T DRAM Sensing Scheme Automatice Reference Generation, IEEE J.Solid State Circuits, vol. 41, No. 6, pp. 1463-1470, 2006.
Blalock, T., “A High-Speed Clamped Bit-Line Current-Mode Sense Amplifier”, IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991, p. 542-548.
Butt, Scaling Limits of Double Gate and Surround Gate Z-RAM Cells, IEEE Trans. Elec. Dev., vol. 54, No. 9, p. 2255-2262, Sep. 2007.
Chan et al., “Effects of Floating Body on Double Polysilicon Partially Depleted SOI Nonvolatile Memory Cell”, IEEE Electron Device Letters, vol. 24, No. 2, Feb. 2003, p. 75-77.
Chan, et al., “SOI MOSFET Design for All-Dimensional Scaling with Short Channel, Narrow Width and Ultra-thin Films”, IEEE IEDM, 1995, pp. 631-634.
Chi et al., “Programming and Erase with Floating-Body for High Density Low Voltage Flash EEPROM Fabricated on SOI Wafers”, Proceedings 1995 IEEE International SOI Conference, Oct. 1995, pp. 129-130.
Cho et al., “Novel DRAM Cell with Amplified Capacitor for Embedded Application”, IEEE, Jun. 2009, p. 11.2.1-11.2.4.
Cho, A novel capacitor-less DRAM cell using Thin Capacitively-Coupled Thyristor (TCCT), 2005, IEDM, 4 pages.
Choi et al., Current Flow Mechanism in Schottky-Barrier MOSFET and Application to the 1T-DRAM, 2008, International Conference on SSDM, pp. 226-227.
Choi, High Speed Flash Memory and 1T-DRAM on Dopant Segregated Schottky Barrier (DSSB) FinFET SONOS Device for Multi-functional SoC Applications, Dec. 2008, IEDM, pp. 223-226.
Clarke, Junctionless Transistors Could Simply Chip Making, Say Researchers, EE Times, Feb. 2010, www.eetimes.com/showArticle.jhtml?articleID=223100050, 3 pages.
Colinge, J.P., “An SOI voltage-controlled bipolar-MOS device”, IEEE Transactions on Electron Devices, vol. ED-34, No. 4, Apr. 1987, pp. 845-849.
Colinge, Nanowire Transistors Without Junctions, Nature NanoTechnology, vol. 5, 2010, pp. 225-229.
Collaert et al., Optimizing the Readout Bias for the Capacitorless 1T Bulk FinFET RAM Cell, IEEE EDL, vol. 30, No. 12, pp. 1377-1379, Dec. 2009.
Collaert, Comparison of scaled floating body RAM architectures, Oct. 2008, SOI Conference, 2 pages.
Ershov, Optimization of Substrate Doping for Back-Gate Control in SOI T-RAM Memory Technology, 2005, SOI Conference, pp. 1-2.
Ertosun et al., A Highly Scalable Capacitorless Double Gate Quantum Well Single Transistor DRAM: 1T-QW DRAM, 2008, IEEE EDL, pp. 1-3.
Fazan et al., “A Simple 1-Transistor Capacitor-Less Memory Cell for High Performance Embedded DRAMs”, IEEE 2002 Custom Integrated Circuits Conference, Jun. 2002, pp. 99-102.
Fazan, A Highly Manufacturable Capacitor-less 1T-Dram Concept, 2002, SPIE, 14 pages.
Fazan, et al., “Capacitor-Less 1-Transistor DRAM”, 2002 IEEE International SOI Conference, Oct. 2002, pp. 10-13.
Fazan, P., “MOSFET Design Simplifies DRAM”, EE Times, May 14, 2002 (3 pages).
Fisch, et al., Soft Error Performance of Z-RAM Floating Body Memory, 2006, SOI Conference, Lausanne, Switzerland, 2 pages.
Fisch, et al., Customizing SOI Floating Body Memory Architecture for System Performance and Lower Cost, 2006, SAME Forum, Lausanne, Switzerland, 3 pages.
Fisch, Z-RAM® Ultra-Dense Memory for 90nm and Below, 2006, Hot Chips, 35 pages.
Fossum et al., New Insights on Capacitorless Floating Body DRAM Cells, IEEE EDL, vol. 28, No. 6, pp. 513-516, Jun. 2007.
Fujita, Array Architecture of Floating Body Cell (FBC) with Quasi-Shielded Open Bit Line Scheme for sub-40nm Node, 2008, SOI Conference, 2 pages.
Furuhashi, et al., Scaling Scenario of Floating Body Cell (FBC) Suppressing Vth Variation Due to Random Dopant Fluctuation, Dec. 2008, SOI Conference, 2 pages.
Furuyama et al., “An Experimental 2-bit/Cell Storage DRAM for Macrocell or Memory-on-Logic Application”, IEEE Journal of Solid-State Circuits, vol. 24, No. 2, Apr. 1989, pp. 388-393.
Giffard et al., “ Dynamic Effects in SOI MOSFET's”, IEEE, 1991, pp. 160-161.
Gupta et al., SPICE Modeling of Self Sustained Operation (SSO) to Program Sub-90nm Floating Body Cells, Oct. 2009, Conf on Simulation of Semiconductor Processes & Devices, 4 pages.
Han et al., Bulk FinFET Unified-RAM (URAM) Cell for Multifunctioning NVM and Capacitorless 1T-DRAM, IEEE EDL, vol. 29, No. 6, pp. 632-634, Jun. 2008.
Han et al., Partially Depleted SONOS FinFET for Unified RAM (URAM) Unified Function for High-Speed 1T DRAM and Nonvolatile Memory, IEEE EDL, vol. 29, No. 7, pp. 781-783, Jul. 2008.
Han, Energy Band Engineered Unified-RAM (URAM) for Multi-Functioning 1T-DRAM and NVM, Dec. 2008, IEDM, pp. 227-230.
Han, Parasitic BJT Read Method for High-Performance Capacitorless 1T-DRAM Mode in Unified RAM, IEEE EDL, vol. 30, No. 10, pp. 1108-1110, Oct. 2009.
Hara, Y., “Toshiba's DRAM Cell Piggybacks on SOI Wafer”, EE Times, Jun. 2003, 1 page.
Hu, C., “SOI (Silicon-on-Insulator) for High Speed Ultra Large Scale Integration”, Jpn. J. Appl. Phys. vol. 33 (1994) pp. 365-369, Part 1, No. 1B, Jan. 1994.
Idei et al., “Soft-Error Characteristics in Bipolar Memory Cells with Small Critical Charge”, IEEE Transactions on Electron Devices, vol. 38, No. 11, Nov. 1991, pp. 2465-2471.
Ikeda et al., “3-Dimensional Simulation of Turn-off Current in Partially Depleted SOI MOSFETs”, IEIC Technical Report, Institute of Electronics, Information and Communication Engineers, 1998, vol. 97, No. 557 (SDM97 186-198), pp. 27-34.
Inoh et al., “FBC (Floating Body Cell) for Embedded DRAM on SOI”, 2003 Symposium on VLSI Circuits Digest of Technical Papers, Jun. 2003 (2 pages).
Iyer et al., “SOI MOSFET on Low Cost SPIMOX Substrate”, IEEE IEDM, Sep. 1998, pp. 1001-1004.
Jang et al., Highly scalable Z-RAM with remarkably long data retention for DRAM application, Jun. 2009, VLSI, 21 pages.
Jeong et al., “A Capacitor-less 1T DRAM Cell Based on a Surrounding Gate MOSFET with a Vertical Channel”, Technology Development Team, Technology Development Team, Samsung Electronics Co., Ltd., pp. 92-93, May 2007.
Jeong et al., “A New Capacitorless 1T DRAM Cell: Surrounding Gate MOSFET with Vertical Channel (SGVC Cell)”, IEEE Transactions on Nanotechnology, vol. 6, No. 3, May 2007, pp. 352-357.
Jeong et al., “Capacitorless DRAM Cell with Highly Scalable Surrounding Gate Structure”, Extended Abstracts of the 2006 International Conference on Solid State Devices and Materials, pp. 574-575, Yokohama (2006).
Jeong et al., “Capacitorless Dynamic Random Access Memory Cell with Highly Scalable Surrounding Gate Structure”, Japanese Journal of Applied Physics, vol. 46, No. 4B, pp. 2143-2147 (2007).
Kedzierski, J.; “Design Analysis of Thin-Body Silicide Source/Drain Devices”, 2001 IEEE International SOI Conference, Oct. 2001, pp. 21-22.
Kim et al., “Chip Level Reliability on SOI Embedded Memory”, Proceedings 1998 IEEE International SOI Conference, Oct. 1998, pp. 135-136.
Kuo et al., “A Capacitorless Double-Gate DRAM Cell Design for High Density Applications”, IEEE IEDM, Feb. 2002, pp. 843-846.
Kuo et al., “A Capacitorless Double-Gate DRAM Cell”, IEEE Electron Device Letters, vol. 23, No. 6, Jun. 2002, pp. 345-347.
Kuo et al., A Capacitorless Double Gate Dram Technology for Sub- 100-nm Embedded and Stand-Alone Memory Applications, IEEE Trans. Elec.. Dev., vol. 50, No. 12, pp. 2408-2416, Dec. 2003.
Kwon et al., “A Highly Scalable 4F2 DRAM Cell Utilizing a Doubly Gated Vertical Channel”, Extended Abstracts of the 2009 International Conference on Solid State Devices and Materials, UC Berkley, p. 142-143, Sendai (2009).
Lee et al., “A Novel Pattern Transfer Process for Bonded SOI Giga-bit DRAMs”, Proceedings 1996 IEEE International SOI Conference, Oct. 1996, pp. 114-115.
Leiss et al., dRAM Design Using the Taper-Isolated Dynamic RAM Cell, IEEE Transactions on Electron Devices, vol. ED-29, No. 4, Apr. 1982, pp. 707-714.
Lin et al., “Opposite Side Floating Gate SOI FLASH Memory Cell”, IEEE, Mar. 2000, pp. 12-15.
Liu et al., Surface Generation-Recombination Processes of Gate and STI Oxide Interfaces Responsible for Junction Leakage on SOI, Sep. 2009, ECS Transactions, vol. 25, 10 pages.
Liu, Surface Recombination-Generation Processes of Gate, STI and Buried Oxide Interfaces, Responsible for Junction Leakage on SOI, ICSI, May 19, 2009, 2 pages.
Loncar et al., “One of Application of SOI Memory Cell—Memory Array”, IEEE Proc. 22nd International Conference on Microelectronics (MIEL 2000), vol. 2, Ni{hacek over (s)}, Serbia, May 14-17, 2000, pp. 455-458.
Lu et al., A Novel Two-Transistor Floating Body/Gate Cell for Low Power Nanoscale Embedded DRAM, Jun. 2008, IEEE Trans. Elec. Dev., vol. 55, No. 6, pp. 1511-1518.
Ma, et al., “Hot-Carrier Effects in Thin-Film Fully Depleted SOI MOSFET's”, IEEE Electron Device Letters, vol. 15, No. 6, Jun. 1994, pp. 218-220.
Malhi et al., “Characteristics and Three-Dimensional Integration of Mosfet's in Small-Grain LPCVD Polycrystalline Silicon”, IEEE Transactions on Electron Devices, vol. ED-32, No. 2, Feb. 1985, pp. 258-281.
Malinge, An 8Mbit DRAM Design Using a 1TBulk Cell, 2005 Symposium on VLSI Circuits Digest of Technical Papers, pp. 358-361.
Mandelman et al, “Floating-Body Concerns for SOI Dynamic Random Access Memory (DRAM)”, Proceedings 1996 IEEE International SOI Conference, Oct. 1996, pp. 136-137.
Matsuoka et al., FBC Potential of 6F2 Single Cell Operation in Multi Gbit Memories Confirmed by a Newly Developed Method for Measuring Signal Sense Margin, 2007, IEEE, pp. 39-42.
Minami, A Floating Body Cell (FBC) fully Compatible with 90nm CMOS Technology(CMOS IV) for 128Mb SOI DRAM, 2005, IEDM Tech. Digest, pp. 317-320 (4 pages).
Mohapatra et al., Effect of Source/Drain Asymmetry on the Performance of Z-RAM® Devices, Oct. 2009, SOI conference, 2 pages.
Morishita, A Capacitorless Twin-Transistor Random Access Memory (TTRAM) on SOI, 2005, CICC, 4 pages.
Morishita, F. et al., “A Configurable Enhanced TTRAM Macro for System-Level Power Management Unified Memory”, IEEE Journal of Solid-State Circuits, vol. 42, No. 4, pp. 853-861, Apr. 2007.
Morishita, F., et al., “A 312-MHz 16-Mb Random-Cycle Embedded DRAM Macro With a Power-Down Data Retention Mode for Mobile Applications”, J. Solid-State Circuits, vol. 40, No. 1, pp. 204-212, 2005.
Morishita, F., et al., “Dynamic Floating Body Control SOI CMOS Circuits for Power Managed Multimedia ULSIs”, Proc. CICC, pp. 263-266, 1997.
Morishita, F., et al., “Leakage Mechanism due to Floating Body and Countermeasure on Dynamic Retention Mode of SOI-DRAM”, Symposium on VLSI Technology Digest of Technical Papers, pp. 141-142, 1995.
Nagoga, Studying of Hot Carrier Effect in Floating Body SOI MOSFETs by the Transient Charge Pumping Technique, Switzerland 2003, 2 pages.
Nayfeh, A Leakage Current Model for SOI based Floating Body Memory that Includes the Poole-Frenkel Effect, 2008, SOI Conference, 2 pages.
Nemati, A Novel High Density, Low Voltage SRAM Cell with a Vertical NDR Device, 1998, VLSI Tech. Symp., 2 pages.
Nemati, A Novel Thyristor-based SRAM Cell (T-RAM) for High-Speed, Low-Voltage, Giga-scale Memories, 1999, IEDM Conference, 4 pages.
Nemati, Embedded Volatile Memories-Embedded Tutorial: The New Memory Revolution, New Drives Circuits and Systems, ICCAD 2008, Nov. 2008, San Jose, CA, 23 pages.
Nemati, Fully Planar 0.562μm2 T-RAM Cell in a 130nm SOI CMOS Logic Technology for High-Density High-Performance SRAMs, 2004, IEDM, 4 pages.
Nemati, Thyristor RAM (T-RAM): A High-Speed High-Density Embedded Memory Technology for Nano-scale CMOS, 2007, Hot Chips Conference, Milpitas, CA, 24 pages.
Nemati, Thyristor-RAM: A Novel Embedded Memory Technology that Outperforms Embedded S RAM/DRAM, 2008, Linley Tech Tour, San Jose, CA, 11 pages.
Nishiguchi et al., Long Retention of Gain-Cell Dynamic Random Access Memory with Undoped Memory Node, IEEE EDL, vol. 28, No. 1, pp. 48-50, Jan. 2007.
Oh, Floating Body DRAM Characteristics of Silicon-On-ONO (SOONO) Devices for System-on-Chip (SoC) Applications, 2007, Symposium on VLSI Technology Digest of Technical Papers, pp. 168-169.
Ohno et al., “Suppression of Parasitic Bipolar Action in Ultra-Thin-Film Fully-Depleted CMOS/SIMOX Devices by Ar-Ion Implantation into Source/Drain Regions”, IEEE Transactions on Electron Devices, vol. 45, No. 5, May 1998, pp. 1071-1076.
Ohsawa et al., “A Memory Using One-Transistor Gain Cell on SOI (FBC) with Performance Suitable for Embedded DRAM's”, 2003 Symposium on VLSI Circuits Digest of Technical Papers, Jun. 2003 (4 pages).
Ohsawa et al., “Memory Design Using a One-Transistor Gain Cell on SOI”, IEEE Journal of Solid-State Circuits, vol. 37, No. 11, Nov. 2002, pp. 1510-1522.
Ohsawa, A 128Mb Floating Body RAM (FBRAM) on SOI with a Multi-Averaging Scheme of Dummy Cell, 2006 Symposium of VLSI Circuits Digest of Tech Papers, (2006), 2 pages
Ohsawa, et al., An 18.5ns 128Mb SOI DRAM with a Floating Body Cell, 2005, ISSCC, pp. 458-459 & 609 (3 pages).
Ohsawa, Autonomous Refresh of Floating Body Cell (FBC), Dec. 2008, IEDM, pp. 801-804.
Ohsawa, Design of a 128-Mb SOI DRAM Using the Floating Body Cell (FBC), IEEE J. Solid-State Circuits, vol. 41, No. 1, Jan. 2006, pp. 135-145.
Okhonin, A Capacitor-Less 1T-DRAM Cell, IEEE Electron Device Letters, vol. 23, No. 2, Feb. 2002, pp. 85-87.
Okhonin, A SOI Capacitor-less 1T-DRAM Concept, pp. 153-154, 2001, SOI Conference.
Okhonin, et al., Charge Pumping Effects in Partially Depleted SOI MOSFETs, 2003, SOI Conference, 2 pages.
Okhonin, et al., New characterization techniques for SOI and related devices, 2003, ECCTD, 1 page.
Okhonin, et al., New Generation of Z-RAM, 2007, IEDM, Lausanne, Switzerland, 3 pages.
Okhonin, Principles of Transient Charge Pumping on Partially Depleted SOI MOSFETs, May 2002, IEEE Electron Device Letters, vol. 23, No. 5, pp. 279-281.
Okhonin, et al., Transient Charge Pumping for Partially and Fully Depleted SOI MOSFETs, 2002, SOI Conference, 2 pages.
Okhonin, Transient effects in PD SOI MOSFETs and potential DRAM applications, 2002, Solid-State Electronics, vol. 46, pp. 1709-1713.
Okhonin, et al., Ultra-scaled Z-RAM cell, 2008, SOI Conference, 2 pages.
Okhonin, Z-RAM® (Limits of DRAM), 2009, ESSDERC, Lausanne, Switzerland, 64 pages.
Padilla, Alvaro, et al., “Feedback FET: A Novel Transistor Exhibiting Steep Switching Behavior at Low Bias Voltages,” Electron Devices Meeting, 2008. IEDM 2008. IEEE International, Dec. 5-17, 2008, pp. 171-174.
Park, Fully Depleted Double-Gate 1T-DRAM Cell with NVM Function for High Performance and High Density Embedded DRAM, 2009, IMW, pp. 32-33.
Pelella et al., “Low-Voltage Transient Bipolar Effect Induced by Dynamic Floating-Body Charging in PD/SOI MOSFETs”, Final Camera Ready Art, SOI Conference, Oct. 1995, 2 pages.
Portmann et al., “A SOI Current Memory for Analog Signal Processing at High Temperature”, 1999 IEEE International SOI Conference, Oct. 1999, pp. 18-19.
Puget et al., 1T Bulk eDRAM using Gate-Induced Drain-Leakage (GIDL) Current for High Speed and Low Power applications, 2008, pp. 224-225, SSDM.
Puget et al., Quantum effects influence on thin silicon film capacitor-less DRAM performance, 2006, SOI Conference, 2 pages.
Puget, FDSOI Floating Body Cell eDRAM Using Gate-Induced Drain-Leakage (GIDL) Write Current for High Speed and Low Power Applications, 2009, IMW, pp. 28-29.
Ranica et al., 1T-Bulk DRAM cell with improved performances: the way to scaling, 2005, ICMTD, 4 pages.
Ranica, et al., A capacitor-less DRAM cell on 75nm gate length, 16nm thin Fully Depleted SOI device for high density embedded memories, 2004, IEDM, 4 pages.
Ranica, A One Transistor Cell on Bulk Substrate (1T-Bulk) for Low-Cost and High Density eDRAM, 2004, Symposium on VLSI Technology Digest of Technical Papers, pp. 128-129 (2 pages).
Rodder et al., “Silicon-On-Insulator Bipolar Transistors”, IEEE Electron Device Letters, vol. EDL-4, No. 6, Jun. 1983, pp. 193-195.
Rodriguez, Noel, et al., A-RAM: Novel Capacitor-less DRAM Memory, SOI Conference, 2009 IEEE International, Oct. 5-8, 2009 pp. 1-2.
Roy, et al., Thyristor-Based Volatile Memory in Nano-Scale CMOS, 2006, ISSCC, 10 pages.
Sailing et al., Reliability of Thyristor Based Memory Cells, 2009, IRPS, 7 pages.
Sasaki et al., Charge Pumping in SOS-MOS Transistors, IEEE Trans. Elec. Dev., vol. ED-28, No. 1, Jan. 1981, pp. 48-52.
Sasaki et al., Charge Pumping SOS-MOS Transistor Memory, 1978, IEDM, pp. 356-359 (4 pages and clear graph of Fig. 10).
Schloesser et al., “A 6F2 Buried Wordline DRAM Cell for 40nm and Beyond”, IEEE, Qimonda Dresden GmbH & Co., pp. 809-812 (2008).
Shino et al., Floating Body RAM Technology and its Scalability to 32nm Node and Beyond, 2006, IEDM, 4 pages.
Shino et al., Operation Voltage Dependence of Memory Cell Characteristics in Fully Depleted Floating Body Cell, IEEE Trans. Elec. Dev., vol. 25, No. 10, Oct. 2005, pp. 2220-2226.
Shino, et al., Fully-Depleted FBC (Floating Body Cell) with Enlarged Signal Window and Excellent Logic Process Compatibility, 2004, IEDM, 4 pages.
Shino, et al. Highly Scalable FBC (Floating Body Cell) with 25nm BOX Structure for Embedded DRAM Applications, 2004, Symposium on VLSI Technology, pp. 132-133 (2 pages).
Sim et al., “Source-Bias Dependent Charge Accumulation in P+-Poly Gate SOI Dynamic Random Access Memory Cell Transistors”, Jpn. J. Appl. Phys. vol. 37 (1998) pp. 1260-1263, Part 1, No. 3B, Mar. 1998.
Singh, et al., A 2ns-Read-Latency 4Mb Embedded Floating-Body Memory Macro in 45nm SOI Technology, Feb. 2009, ISSCC, 3 pages.
Sinha et al., “In-Depth Analysis of Opposite Channel Based Charge Injection in SOI MOSFETs and Related Defect Creation and Annihilation”, Elsevier Science, Microelectronic Engineering 28, 1995, pp. 383-386.
Song, et al., 55 nm Capacitor-less 1T DRAM Cell Transistor with Non-Overlap Structure, Dec. 2008, IEDM, pp. 797-800.
Stanojevic et al., “Design of a SOI Memory Cell”, IEEE Proc. 21st International Conference on Microelectronics (MIEL '97), vol. 1, NIS, Yugoslavia, Sep. 14-17, 1997, pp. 297-300.
Su et al., “Studying the Impact of Gate Tunneling on Dynamic Behaviors of Partially-Depleted SOI CMOS Using BSIMPD”, IEEE Proceedings of the International Symposium on Quality Electronic Design (ISQED '02), Apr. 2002 (5 pages).
Suma et al., “An SOI-DRAM with Wide Operating Voltage Range by CMOS/SIMOX Technology”, 1994 IEEE International Solid-State Circuits Conference, pp. 138-139.
Tack et al., “The Multi-Stable Behaviour of SOI-NMOS Transistors at Low Temperatures”, Proc. 1988 SOS/SOI Technology Workshop (Sea Palms Resort, St. Simons Island, GA, Oct. 1988), p. 78.
Tack et al., “The Multistable Charge Controlled Memory Effect in SOI Transistors at Low Temperatures”, IEEE Workshop on Low Temperature Electronics, Aug. 7-8, 1989, University of Vermont, Burlington, pp. 137-141.
Tack et al., “The Multistable Charge-Controlled Memory Effect in SOI MOS Transistors at Low Temperatures”, IEEE Transactions on Electron Devices, vol. 37, No. 5, May 1990, pp. 1373-1382.
Tack, et al., “An Analytical Model for the Misis Structure in SOI MOS Devices”, Solid-State Electronics vol. 33, No. 3, 1990, pp. 357-364.
Tanabe et al., A 30-ns 64-MB DRAM with Built-in-Self-Test and Self-Repair Function, IEEE Journal of Solid State Circuits, vol. 27, No. 11, Nov. 1992, pp. 1525-1533.
Tanaka et al., “Scalability Study on a Capacitorless 1T-DRAM: From Single-gate PD-SOI to Double-gate FINDRAM”, 2004 IEEE, 4 pages.
Tang, et al., Highly Scalable Capacitorless DRAM Cell on Thin-Body with Band-gap Engineered Source and Drain, Extended Abstracts of the 2009 ICSSDM, Sendai, 2009, pp. 144-145.
Terauchi et al., “Analysis of Floating-Body-Induced Leakage Current in 0.15μ m SOI DRAM”, Proceedings 1996 IEEE International SOI Conference, Oct. 1996, pp. 138-139.
Thomas et al., “An SOI 4 Transistors Self-Refresh Ultra-Low-Voltage Memory Cell”, IEEE, Mar. 2003, pp. 401-404.
Tomishima, et al., “A Long Data Retention SOI DRAM with the Body Refresh Function”, IEICE Trans. Electron., vol. E80-C, No. 7, Jul. 1997, pp. 899-904.
Tsaur et al., “Fully Isolated Lateral Bipolar-MOS Transistors Fabricated in Zone-Melting-Recrystallized Si Films on SiO2”, IEEE Electron Device Letters, vol. EDL-4, No. 8, Aug. 1983, pp. 269-271.
Tu, et al., “Simulation of Floating Body Effect in SOI Circuits Using BSIM3SOI”, Proceedings of Technical Papers (IEEE Cat No. 97TH8303), Jun. 1997, pp. 339-342.
Villaret et al., “Mechanisms of Charge Modulation in the Floating Body of Triple-Well nMOSFET Capacitor-less DRAMs”, Proceedings of the INFOS 2003, Insulating Films on Semiconductors, 13th Bi-annual Conference, Jun. 18-20, 2003, Barcelona (Spain), (2 pages).
Villaret et al., “Triple-Well nMOSFET Evaluated as a Capacitor-Less DRAM Cell for Nanoscale Low-Cost & High Density Applications”, Handout at Proceedings of 2003 Silicon Nanoelectronics Workshop, Jun. 8-9, 2003, Kyoto, Japan (2 pages).
Villaret et al., Further Insight into the Physics and Modeling of Floating Body Capacitorless DRAMs, IEEE Trans. Elec. Dev., vol. 52, No. 11, Nov. 2005, pp. 2447-2454.
Wang et al., A Novel 4.5F2 Capacitorless Semiconductor Memory Device, 2008, IEEE EDL, pp. 1-2.
Wann et al., “A Capacitorless DRAM Cell on SOI Substrate”, IEEE IEDM, 1993, pp. 635-638.
Wann et al., “High-Endurance Ultra-Thin Tunnel Oxide in MONOS Device Structure for Dynamic Memory Application”, IEEE Electron Device Letters, vol. 16, No. 11, Nov. 1995, pp. 491-493.
Wei, A., “Measurement of Transient Effects in SOI DRAM/SRAM Access Transistors”, IEEE Electron Device Letters, vol. 17, No. 5, May 1996, pp. 193-195.
Wouters, et al., “Characterization of Front and Back Si—SiO2 Interfaces in Thick- and Thin-Film Silicon-on-Insulator MOS Structures by the Charge-Pumping Technique”, IEEE Transactions on Electron Devices, vol. 36, No. 9, Sep. 1989, pp. 1746-1750.
Wu, Dake, “Performance Improvement of the Capacitorless DRAM Cell with Quasi-SOI Structure Based on Bulk Substrate,” Extended Abstracts of the 2009 ICSSDM, Sendai, 2009, pp. 146-147.
Yamanaka et al., “Advanced TFT SRAM Cell Technology Using a Phase-Shift Lithography”, IEEE Transactions on Electron Devices, vol. 42, No. 7, Jul. 1995, pp. 1305-1313.
Yamauchi et al., “High-Performance Embedded SOI DRAM Architecture for the Low-Power Supply”, IEEE Journal of Solid-State Circuits, vol. 35, No. 8, Aug. 2000, pp. 1169-1178.
Yamawaki, M., “Embedded DRAM Process Technology”, Proceedings of the Symposium on Semiconductors and Integrated Circuits Technology, 1998, vol. 55, pp. 38-43.
Yang, et al., Optimization of Nanoscale Thyristors on SOI for High-Performance High-Density Memories, 2006, SOI Conference, 2 pages.
Yoshida et al., “A Design of a Capacitorless 1-T-DRAM Cell Using Gate-induced Drain Leakage (GIDL) Current for Low-Power and High-speed Embedded Memory”, 2003 IEEE, 4 pages.
Yoshida et al., “A Study of High Scalable DG-FinDRAM”, IEEE Electron Device Letters, vol. 26, No. 9, Sep. 2005, pp. 655-657.
Yoshida et al., A Capacitorless 1T-DRAM Technology Using Gate-Induced Drain-Leakage (GIDL) Current for Low Power and High Speed Embedded Memory, IEEE Trans. Elec. Dev., vol. 53, No. 4, Apr. 2006, pp. 692-697.
Yu et al., Hot-Carrier Effect in Ultra-Thin-Film (UTF) Fully-Depleted SOI MOSFET's, 54th Annual Device Research Conference Digest (Cat. No. 96TH8193), Jun. 1996, pp. 22-23.
Yu et al., “Hot-Carrier-Induced Degradation in Ultra-Thin-Film Fully-Depleted SOI MOSFETs”, Solid-State Electronics, vol. 39, No. 12, 1996, pp. 1791-1794.
Yu et al., “Interface Characterization of Fully-Depleted SOI MOSFET by a Subthreshold I-V Method”, Proceedings 1994 IEEE International SOI Conference, Oct. 1994, pp. 63-64.
Yun et al., Analysis of Sensing Margin in Silicon-On-ONO (SOONO) Device for the Capacitor-less RAM Applications, 2007, SOI Conference, 2 pages.
Zhou, Physical Insights on BJT-Based 1T DRAM Cells, IEEE Electron Device Letters, vol. 30, No. 5, May 2009, pp. 565-567.
First Office Action issued by State Intellectual Property Office for Application No. 201180022693.9 mailed on Jul. 21, 2014 (17 pages)(with translation).
Taiwanese Office Action and Search Report corresponding to Taiwan Application No. 100114664, dated Jan. 13, 2015, 9 pages.
Related Publications (1)
Number Date Country
20140126307 A1 May 2014 US
Provisional Applications (1)
Number Date Country
61332037 May 2010 US
Continuations (1)
Number Date Country
Parent 13031906 Feb 2011 US
Child 14153732 US