Aourid, et al., Neural Networks for the Set Covering Problem: An Application to the Test Vector Compaction, IEEE, 1994. |
Cheng, Partial Scan Designs without Using a Separate Scan Clock, IEEE, 1995. |
Lambert, et al., Methods for Dynamic Test Vector Compaction in Sequential Test Generation, IEEE, 1995. |
Ayari, et al., A New Dynamic Test Vector Compaction for Automation Test Pattern Generation, IEEE, 1994. |
Radtke, et al., Distributed Automatic Test Pattern Generation with a Parallel FAN Algorithm, IEEE, 1995. |
Collective Test Generation and Test Set Compaction, Wang, et al., IEEE Feb. 1995. |
Bottom-Up Testing Methodology for VLSI, Teixeira, et al., IEEE, Jan .1988. |
Introduction to Switching Theory and Logical Design, 3d Edition, Hill, et al., pp. 141, 142, 158, 415, 416, 1981. |
Short Papers, article "Test Compaction For Sequential Circuits", by Thomas M. Niermann, Rabindra K. Roy, Janak H. Patel, and Jacob A. Abraham, published in IEEE Transactions On Computer-Aided Design, vol. 11, No. 2, Feb. 1992, pp. 260-267. |
Article "Putting The Squeeze On Test Sequences" by Elizabeth M. Rudnick and Janak H. Patel, Center for Reliable & High-Performance Computing, University of Illinois, Urbana, IL, published in 1997 IEEE, International Test Conference, Pager 30.1, pp. 723-732. |
Article "Test Generation & Dynamic Compaction of Tests", by Prabhakar Goel & Barry C. Rosales, IBM Corporation, published in 1979 IEEE, 1979 IEEE Test Conference, Cherry Hill, New Jersey, Session 9, pp. 189-192. |
Article "Compactest: A Method To Generate Compact Test Sets For Combinational Circuits" by Irith Pomeranz, Lakshmi N. Reddy + and Sudhakar M. Reddy +, Electrical and Computer Engineering Department, University of Iowa City, IA 52242, published in 1991 IEEE, International Test Conference 1991, Paper 7.2, pp. 194-203. |