The disclosed embodiments relate generally to heat management, and in particular, to dissipating heat generated by electronic components in electronic assemblies.
Electronics, such as processors or memory, generate heat during operation. If left unchecked, this heat can reduce system performance and even lead to partial or complete system failure. As such, many existing technologies attempt to remove or dissipate heat through the use of heat sinks, cooling fans, etc.
While these technologies may be effective for cooling a single electronic component that is not located near other sources of heat, these technologies fall short when it comes to more complex systems and higher density systems, such as solid state drives (SSDs), dual in-line memory modules (DIMMs), and small outline-DIMMs, all of which utilize memory cells to store data as an electrical charge or voltage.
Existing cooling systems for such systems typically include multiple heat sinks and high-speed fans. These cooling systems are noisy; add significant expense to the system; increase the overall energy consumption of these systems; and decrease system efficiency. Moreover, existing cooling systems do not always alleviate localized hot-spots that form within the systems, which in turn shorten the life of the individual components within the system.
In the absence of efficient heat dissipation mechanisms, the increased heat can ultimately lead to reduced performance or failure of either individual memory cells of a memory module or the entire memory module.
In light of these and other issues, it would be desirable to provide a system and method for more effectively cooling electronic components, especially those found in systems that contain multiple heat generating components.
According to some embodiments there is provided an electronic assembly that includes a first assembly rail, a top circuit board and a bottom circuit board. The first assembly rail further includes a first card guide structure and a second card guide structure, and the first and second card guide structures are arranged on a first side near two opposite edges of the first assembly rail. The top circuit board is mechanically coupled to the first card guide structure of the first assembly rail, and the bottom circuit board is mechanically coupled to the second card guide structure of the first assembly rail. The top circuit board is substantially parallel to the bottom circuit board, and separated from the bottom circuit board by a predefined distance. The first assembly rail, the top circuit board and the bottom circuit board together form a channel there between for receiving a heat dissipating airflow.
Other embodiments and advantages may be apparent to those skilled in the art in light of the descriptions and drawings in this specification.
So that the present disclosure can be understood in greater detail, a more particular description may be had by reference to the features of various embodiments, some of which are illustrated in the appended drawings. The appended drawings, however, merely illustrate the more pertinent features of the present disclosure and are therefore not to be considered limiting, for the description may admit to other effective features.
In accordance with common practice the various features illustrated in the drawings may not be drawn to scale. Accordingly, the dimensions of the various features may be arbitrarily expanded or reduced for clarity. In addition, some of the drawings may not depict all of the components of a given system, method or device. Finally, like reference numerals may be used to denote like features throughout the specification and figures.
The various embodiments described herein include systems, methods and/or devices used or integrated in electronic assemblies. In particular, the electronic assemblies and the heat dissipation method described herein manage airflow that is used to facilitate dissipation of heat generated by electronic components in the electronic systems.
While the embodiments described below primarily describe memory systems, the present inventions are not limited to such. In fact, the present invention applies equally to any electronic systems that require heat dissipation—particularly those systems that include two or more adjacent electronic circuit boards each having components that generate heat.
According to some embodiments there is provided an electronic assembly that includes a first assembly rail, a top circuit board and a bottom circuit board. The first assembly rail further includes a first card guide structure and a second card guide structure, and the first and second card guide structures are arranged on a first side near two opposite edges of the first assembly rail. The top circuit board is mechanically coupled to the first card guide structure of the first assembly rail, and the bottom circuit board is mechanically coupled to the second card guide structure of the first assembly rail. The top circuit board is substantially parallel to the bottom circuit board, and separated from the bottom circuit board by a predefined distance. The first assembly rail, the top circuit board and the bottom circuit board together form a channel there between for receiving a heat dissipating airflow.
In some embodiments, each of the first and second card guide structures includes a respective card guide slot, and a respective edge of each of the top and bottom circuit boards is configured to be inserted and locked into a corresponding card guide slot.
In some embodiments, the channel further includes an additional assembly rail facing, and substantially parallel to, the assembly rail, where the top circuit board and the bottom circuit board are mechanically coupled to the additional assembly rail between the first and second assembly rails.
In some embodiments, the electronic assembly is mechanically coupled to an external electronic system to an end of the channel via the second assembly rail.
In some embodiments, the electronic assembly is mechanically coupled to an external electronic system using one or more mounting fasteners located at an edge of the assembly rail.
In some embodiments, the channel further includes an airflow tab that is coupled to a side of the channel and includes at least one of a rigid material or a flexible cable.
In some embodiments, the top circuit board and the bottom circuit board are electronically coupled to each other via a flexible cable that itself contributes to the channel to further direct the airflow.
In some embodiments, the top circuit board and the bottom circuit board are electronically coupled to each other via one or more rigid electronic interconnects, where the one or more rigid electronic interconnects act as an airflow tab to direct the airflow.
In some embodiments, the top circuit board and the bottom circuit board are electronically coupled to each other via one or more rigid electronic interconnects, where the one or more rigid electronic interconnects are located within the channel and are configured to disturb the airflow.
In some embodiments, the electronic assembly further includes a first set of heat-sensitive electronic components mechanically coupled to one of the top or bottom circuit boards, and a second set of heat-generating electronic components mechanically coupled to the other one of the top or bottom circuit boards. In some embodiments, the electronic assembly further includes a plurality of temperature-sensitive electronic components coupled to a region of the top circuit board that is thermally isolated from other regions of the top circuit board.
In some embodiments, the assembly rail further includes a vent opening at one side of the channel.
In some embodiments, the electronic assembly further includes an additional assembly rail that is mechanically coupled to a second top circuit board and a second bottom circuit board near two opposite ends of the additional assembly rail. The second top and bottom circuit boards being substantially parallel to one another and forming at least a part of a second channel together with the second assembly rail. The additional assembly rail, the second top circuit board, and the second bottom circuit board together form an additional channel there between for receiving a heat dissipating airflow. The channel includes a first channel, and the additional channel is coupled to the first channel on its side.
In some embodiments, the top circuit board includes a first top circuit board, and the bottom circuit board includes a first bottom circuit board. The electronic assembly further includes an additional assembly rail that is mechanically coupled to a second top circuit board and a second bottom circuit board near two opposite ends of a front side of the additional assembly rail. The second top and bottom circuit boards are substantially parallel to one another and form at least a part of a second channel together with the additional assembly rail. The first top and bottom circuit boards are mechanically coupled on a back side of the additional assembly rail to form an extended channel including both the first and second channels, and in accordance with the extended channel, the airflow is directed through a vent opening of the first assembly rail, the space between the first top and bottom circuit boards, a vent opening of the second assembly rail, and space between the second top and bottom circuit boards.
In some embodiments, the assembly rail widens along a direction of the airflow to form a ducted vent opening.
According to another aspect of the invention, there is provided a heat dissipation method that includes providing a first assembly rail. The first assembly rail includes a first card guide structure, a second card guide structure and a vent opening. The first and second card guide structures are arranged on a first side of the assembly rail near two opposite edges of the first assembly rail. The heat dissipation method further includes mechanically coupling a top circuit board to the first card guide structure of the first assembly rail, and mechanically coupling a bottom circuit board to the second card guide structure of the first assembly rail. The top circuit board is substantially parallel to the bottom circuit board, and separated from the bottom circuit board by a predefined distance. Then, the first assembly rail, the top circuit board and the bottom circuit board form at least a part of a thermal channel that is configured to receive a heat dissipating airflow.
Further, according to another aspect of the invention, there is provided an electronic assembly that includes a plurality of assembly rails and a plurality of circuit board sets each further including a top circuit board and a bottom circuit board. The plurality of assembly rails that are arranged substantially in parallel. Each assembly rail includes a respective vent opening, a respective front side and a respective back side. Each side of the respective assembly rail further includes a respective first card guide structure and a respective second card guide structure that are arranged near two opposite edges of the corresponding assembly rail. For each of the plurality of circuit board set, the top circuit board and the bottom circuit board are mechanically coupled between the first card guide structures and between the second card guide structures on two respective sides of two adjacent assembly rails, respectively. The two respective sides face each other. The top circuit board is substantially parallel to the bottom circuit board, and separated from the bottom circuit board by a predefined distance. Further, the plurality of assembly rails alternate with the plurality of circuit board sets and together forms a channel having an extended length and configured to receive a heat dissipating airflow.
In some embodiments, at least one of the plurality of assembly rails is extended and widened along a direction of the airflow on at least one side of the at least one assembly rail to form a ducted vent opening.
Finally, according to another aspect of the invention, there is provided an assembly rail that is configured to form a part of a channel for receiving a heat dissipating airflow. The assembly rail includes a first card guide structure, a second card guide structure and a vent opening. The first card guide structure and the second card guide structure are arranged on a first side of the assembly rail near two opposite ends of the assembly rail and configured to receive a top circuit board and a bottom circuit board, respectively. The vent opening is located between the first card structure and the second card structure, and configured to receive the heat dissipating airflow.
Numerous details are described herein in order to provide a thorough understanding of the example embodiments illustrated in the accompanying drawings. However, some embodiments may be practiced without many of the specific details, and the scope of the claims is only limited by those features and aspects specifically recited in the claims. Furthermore, well-known methods, components, and circuits have not been described in exhaustive detail so as not to unnecessarily obscure more pertinent aspects of the embodiments described herein.
In some embodiments, the memory modules 4 include high-speed random access memory, such as DRAM, SRAM, DDR RAM or other random access solid state memory devices. In some embodiments, the memory modules 4 include non-volatile memory, such as one or more magnetic disk storage devices, optical disk storage devices, flash memory devices, or other non-volatile solid state storage devices. In some embodiments, the memory modules 4, or alternatively the non-volatile memory device(s) within memory modules 4, include a non-transitory computer readable storage medium. In some embodiments, memory slots are reserved on the system module 100 for receiving the memory modules 4. Once inserted into the memory slots, the memory modules 4 are integrated into the system module 100.
In many embodiments, the system module 100 further includes one or more components selected from:
Further, one of skill in the art would appreciate that other non-transitory computer readable storage media can be used, as new data storage technologies are developed for storing information in the non-transitory computer readable storage media in the memory modules 4 and in the SSDs 12. These new non-transitory computer readable storage media include, but are not limited to, those manufactured from biological materials, nanowires, carbon nanotubes and individual molecules, even though the respective data storage technologies are currently under development and yet to be commercialized.
Some of the aforementioned components generate heat during normal operation, and therefore, are integrated with separate heat sinks in order to reduce the temperatures of the corresponding components. For example, the SSDs 12 used in a blade server may have heat sinks mounted on the top of each individual dual in-line memory module (DIMM) or on an electronic assembly containing the DIMMs. Heat generated from electronic components in the DIMMs are primarily conducted to the heat sinks, and further dissipated by airflow generated by fans. However, as the data workload in these blade servers increases and the form factor of the DIMMs decreases (e.g., closely placed memory slots in the memory modules 4), it becomes more difficult for conventional heat sinks and cooling fans to conduct and dissipate the generated heat efficiently.
To address this issue, various embodiments described herein relate to an electronic assembly in which circuit boards are mechanically assembled on assembly rails to form a channel through which airflow generated by an external fan is directed. When the airflow passes along a pathway through the channel, it flows over surfaces of electronic components mounted on the circuit boards and at least partially carries-away heat generated by these components.
In some embodiments, the channel further includes one or two airflow tabs on its sides for controlling the airflow, and each airflow tab is optionally made from a rigid material, a flexible cable or a combination of both. In some embodiments, geometries (e.g., shape and dimensions) of vent openings of the assembly rails are configured to modify the dynamics of the airflow at the entrance and/or the exit of the channel. In some embodiments, locations of the electronic components on the circuit boards are arranged to physically separate heat-sensitive components from other components (such as some heat-generating components). By these means, the channel formed by the assembly rails and the circuit boards may further improve the heat dissipation efficiency of the electronic assembly, in addition to the aforementioned conventional solutions using heat sinks and high-speed fans.
In some embodiments, at least one of the top circuit board 104 and bottom circuit board 106 include one or more solid state drives (SSDs). In some embodiments, at least one of the top circuit board 104 and the bottom circuit board 106 include one or more three-dimensional (3D) memory devices.
In some embodiments, the assembly rail 108 or 108A (e.g., a first assembly rail) acts as a structural frame of each duct unit 102. The top circuit board 104 and the bottom circuit board 106 are mechanically coupled on a first side (e.g., a back side) near two opposite ends of the assembly rail 112. The airflow tab 110 is optionally coupled to the assembly rail 108, the top circuit board 104, and/or the bottom circuit board 106. In some implementations, when the electronic assembly 200 only includes one duct unit 102, the duct unit 102 optionally includes an additional assembly rail 108B (e.g., a second assembly rail) that is positioned substantially parallel with the first assembly rail 108. The top and bottom circuit boards 104 and 106 are similarly coupled to the first and second assembly rails 108A and 108B but at two opposite edges of the respective circuit board. In this embodiment, the airflow enters the channel 101 from one assembly rail 108, passes through the space between the top and bottom circuit boards 104 and 106, and exits from the other assembly rail 108.
In some embodiments, the electronic assembly 100 includes more than one duct unit 102 (e.g., three duct units—as shown in
In some embodiments, assembly rail 108 forms a vent opening 116 through which the airflow passes into the channel 101. Optionally, the shape of the vent opening 116 is selected from a rectangle, a square, a circle, an oval, a triangle, a diamond and the like. Optionally, corners of the vent opening 116 are rounded. Optionally, the vent opening includes one or more openings configured according to a pattern (e.g., a grill pattern).
In some embodiments, each of the top circuit board 104 and the bottom circuit board 106 is a printed circuit board. Examples of such a circuit board include, but are not limited to, a flash memory board of a solid-state drive (SSD) 112, a memory board of memory modules 104, a graphics board of the graphics card 120, a controller board, a co-processor board, a communication interface, a blank board, or a combination thereof.
Each circuit board 104 or 106 further includes a plurality of electronic components 130 that are mechanically and electrically coupled to a substrate of the respective circuit board 104 or 106. For example, the electronic components 130 are memory components that are mounted on a memory module. The electronic components 130 are optionally coupled on either side or both sides of the substrate of the respective board 104 or 106. When the airflow passes through the interior airflow pathway of the channel 101, heat generated by the plurality of electronic components 130 is at least partially carried away by the airflow. In some embodiments, some electronic components 130 generate substantially more heat or are more sensitive to temperature increases than other components 130, and such electronic components 130 are preferably mounted on the interior airflow pathway of the channel, e.g., a back side of the top circuit board 104 or a top side of the bottom circuit board 106.
An airflow tab 110 of the channel 101 (or the duct unit 102) is optionally made from a rigid tab, a flexible cable or a combination of both. In some embodiments, the rigid tab is mechanically coupled to a third edge of the assembly rail 108, and the third edge is distinct from the two opposite edges of the assembly rail 108 to which the circuit boards 104 and 106 are coupled. An airflow tab 110 made of the rigid tab avoids the airflow from leaking through the corresponding side of the channel 101. In some embodiments, the top circuit board 104 and the bottom circuit board 106 are electronically coupled to each other via a rigid tab including one or more rigid electronic interconnects (sometimes called electronic connectors). When such rigid electronic interconnects are located substantially close to a respective edge area of the circuit boards, they perform the same function as the airflow tab 110 to constrain the airflow substantially within the interior airflow pathway of the channel 101. In some embodiments, the top circuit board 104 and the bottom circuit board 106 are electronically coupled to each other via a flexible cable, and the flexible cable forms another part of the channel to further direct the airflow within the interior airflow pathway. In some embodiments, rigid interconnects and a flexible cable together couple the top and bottom circuit boards 104 and 106. For instance, two rigid interconnects are coupled to the top circuit board 104 and the bottom circuit board 106, respectively, and these boards are further coupled together by a flexible cable. Here, the combination of the rigid interconnects and the flexible cable also performs the function of the airflow tab 110 to direct the airflow through the interior airflow pathway of the channel 101.
In some embodiments, the channel 101 is further coupled to an external electronic system (e.g., a backplate 118) at one of its two channel ends. The backplate 118 is configured to include a vent opening at a corresponding position according to the position of the vent opening 116 of the assembly rail 108. The shape and configuration of the vent opening of the backplate 118 are optionally configured according to those of the vent opening 116. In some embodiments, the airflow that passes through the channel 101 enters from the vent opening of the backplate 118 and flows through the channel 101, while in some embodiments, the airflow flows through the channel 101, and exits from the vent opening of the backplate 118.
In some embodiments, the electronic assembly 100 is mechanically coupled on top of an external component or system 120, such as a PCI interface card, an ExpressCard housing, a PC card housing, a motherboard of a server, a bus slot of an embedded controller system, or a combination thereof. In one specific example, the electronic assembly 100 constitutes a daughterboard structure, and is assembled directly to a motherboard.
In some embodiments (not shown in
After the duct units 102 are assembled into the electronic assembly 200, the electronic assembly 200 includes a plurality of assembly rails and a plurality of circuit board sets each including a top circuit board 104 and a bottom circuit board 106. The plurality of assembly rails 108 alternate with the plurality of circuit board sets and together form the channel 101 that has the extended length. This channel 101 is configured to direct airflow through a respective vent opening 116 of each assembly rail 108 and into the channel between the top and bottom circuit boards 104 and 106 of each circuit board set successively.
Each assembly rail 108 includes a respective vent opening 116, a respective first side (e.g., a front side) and a respective second side (e.g., a backside). Each side of the respective assembly rail 108 further includes a first card guide structure and a second card guide structure that are arranged near two opposite edges of the respective side of the corresponding assembly rail 108, respectively.
Each circuit board set is coupled between two adjacent assembly rails 108. The top circuit board and the bottom circuit board re mechanically coupled between the first card guide structures and between the second card guide structures on two respective sides of two adjacent assembly rails, respectively. The two respective sides of the two adjacent assembly rails face each other. As such, the top circuit board 104 is substantially parallel to the bottom circuit board 106, and separated from the bottom circuit board 106 by a predefined distance. In a specific example, the predefined distance is determined in accordance with a rail height h of the plurality of assembly rails (including the assembly rails 108A and 108B).
In the specific embodiments shown in
Each assembly rail 108 includes a front side 302 and a back side 304, and each side of the assembly rail 108 further includes a first card guide structure 310 and a second card guide structure 320. On each side of the assembly rail 108, the first and second card guide structures 310 and 320 are arranged near two opposite edges (or ends) 330 and 340 of each assembly rail 108. The top circuit board 104 is mechanically coupled and locked to the two first card guide structures 310 on the back side 304 of the first assembly rail 108A and the front side of the second assembly rail 108B, respectively. The bottom circuit board 106 is mechanically coupled and locked to the two second card guide structures 320 on the back side 304 of the first assembly rail 108A and the front side of the second assembly rail 108B, respectively. In some implementations, the first card guide structure 310 and the first card guide structure 320 on each side of the assembly rail 108 are configured to be substantially parallel to each other, such that the top and bottom circuit boards 104 and 106 are also substantially parallel to each other when they are mechanically coupled to the first and second card guide structures 310 and 320, respectively.
In some embodiments, each card guide structure 310 or 320 includes a respective board guide slot, and a top or bottom circuit board 104,106 is inserted and optionally locked into the corresponding board guide slot.
In some embodiments, the assembly rail 108 further includes one or more mounting fasteners 306 on any one of its edges (such as the edges 330, 340, 350 and 360), such that the assembly rail 108 may be mechanically coupled to another component or another assembly rail 108 via the mounting fasteners 306. In some embodiments, the mounting fasteners 306 (e.g., the fasteners 306A) are located on a bottom edge 340 of the assembly rail 108 (i.e., externally on the bottom of the channel 101), and used to mount the electronic assembly 300 on top of an external component or system 120 (e.g., a motherboard). In some embodiments, the mounting fasteners 306 (e.g., the fasteners 306B) are located on the side edge 350 or 360 of the assembly rail 108 (i.e., externally on a side of the channel 101). Optionally, the mounting fasteners 306B on the side edges 350 and 360 are configured to couple an airflow tab 110 to the assembly rail(s) 108. Optionally, the mounting fasteners 306B on the side edges 350 and 360 are configured to couple two electronic assemblies 300 side-by-side or couple the electronic assembly 300 to an external component or system (e.g., a motherboard).
Naturally occurring airflow or airflow created by a fan enters the channel 101 via the vent opening 116 of the assembly rail 108A, passes through the space between the top circuit board 104 and the bottom circuit board 106, and exits the channel 101 from the vent opening 116 of the assembly rail 108B. When the assembly rail 108B is further coupled to a backplate 118, the airflow further passes through the corresponding vent opening on the backplate 118 after exiting the channel 101.
In some embodiments, the electronic components 130 of the top circuit board 104 or the bottom circuit board 106 are optionally coupled to one side or on both sides of a respective circuit board. However, in some embodiments, the electronic components 130 are preferably placed in the channel or interior airflow pathway (including the corresponding side of the circuit board that is passed by the airflow) to benefit from the heat dissipation effect provided by the airflow. For example, the electronic components 130 are placed on a back side of the top circuit board 104 or a top side of the bottom circuit board 106. In some embodiments where an electronic component 130 generates substantially more heat than other electronic components 130 and/or when an electronic component 130 is more sensitive to a temperature increase than other electronic components 130, the electronic component 130 is placed on the interior airflow pathway. In either embodiment, placing the heat-generating or heat-sensitive electronic components 130 on the interior airflow pathway of the channel 101 allows the generated or absorbed heat to be dissipated more efficiently by the airflow and reduces local temperature increases that could degrade the performances of the corresponding electronic components 130.
In some embodiments, in addition to placing the electronic components 130 on the interior airflow pathway of the channel 101, the heat-sensitive electronic components 130 are physically separated from other electronic components, and in particular, separated from the heat-generating electronic components to avoid temperature increases. For example, the heat-sensitive and heat-generating electronic components are located on the top circuit board 104 and the bottom circuit board 106, respectively. In some embodiments, the heat-sensitive electronic components are disposed at a region of the top circuit board that is thermally isolated from other regions of the top circuit board, and thereby substantially insulated from heat generated by other electronic components on the top and bottom circuit boards. In some embodiments, the heat-sensitive and heat-generating electronic components are located at two distinct regions of one circuit board (the top circuit board 104 or the bottom circuit board 106). In some embodiments, the region that includes the heat-sensitive electronic components is positioned upstream in the airflow from the region that includes the other electronic components (including the heat-generating electronic components).
In some embodiments related to memory modules, memory cells are sensitive to temperature increases but they do not generate a large amount of heat. The memory controllers may not be sensitive to temperature increases but themselves generate a relatively larger amount of heat. The heat-sensitive memory cells and the heat-generating memory controllers are positioned on the interior airflow pathway of the channel 101, and they are separately mounted on two circuit boards or at two distinct regions of one circuit board as discussed above.
The flexible cable 112 includes a flexible substrate and interconnect that are embedded in the flexible substrate. The interconnect electrically couples the top circuit board 104 and a bottom circuit board 106, and carries electrical signals between these two circuit boards. The flexible substrate of the flexible cable 112 is made of flexible materials, such as polymeric materials. Examples of the flexible cable 112 include, but are not limited to, a flexible board, flexible wire array, flexible PCB, flexible flat cable, ribbon cable, and a combination thereof.
In some embodiments, the flexible cable 112 becomes a part of an airflow tab on one side of the channel 101 to at least partially direct the airflow that passes the channel 101. In some implementations, the flexible cable 112 faces another airflow tab 110 that lies close to another opposite edge area of the channel 101. In some other embodiments, the flexible cable 112 is provided in addition to an existing airflow tab 101, and faces the other airflow tab 110 that lies close to the other opposite edge area of the channel 101.
In some implementations, a rigid tab mechanically couples the top circuit board 104 to the bottom circuit board 106 of the duct unit 102 of the electronic assembly 101.
In some embodiments, the rigid tab 122 is positioned substantially close to the corresponding edges of the two circuit boards 104 and 106, and acts as an airflow tab 110 of the channel 101. The rigid tab 122 is optionally coupled on an edge of the assembly rail 101 using the fasteners 306B, or is coupled to the edges of the two circuit boards 104 and 106.
Optionally, the rigid tab 122 (e.g., the rigid tab 122A) does not include interconnects, and only mechanically couples the top circuit board 104 and the bottom circuit board 106. Optionally, the rigid tab 122 (e.g., the rigid tab 122A and the rigid interconnects 122C-122E) further includes interconnects that electrically and mechanically couples the top circuit board 104 and the bottom circuit board 106.
In some implementations, one or more of the rigid interconnects 122C-122E are positioned internally within the channel 101. In some implementations, an internally positioned interconnect 122 is configured to disturb but not block airflow in the thermal channel. As a specific, non-limiting example, when the internally positioned interconnect contains a row of conductive pins, it is preferably oriented to substantially align with the airflow tabs and along the airflow direction.
Optionally, a respective rigid interconnect, such as the rigid interconnect 122A, includes a single interconnect part that includes two electrical terminals, one electrically coupled to the top circuit board 104 and the other electrically couples to the bottom circuit board 106. Optionally, a respective rigid interconnect, such as the rigid interconnect 122C, includes two complimentary interconnect parts 122T and 122B, where the interconnect part 122T is configured to connect to the top circuit board 104, and the interconnect part 122B is configured to connect to the bottom circuit board 106. In addition, the interconnect parts 122T and 122B are further pluggable one into the other to form an electrical connection between the top and bottom circuit boards. Optionally, a respective rigid interconnect, such as the rigid interconnect 122D, includes a set of interconnect parts that has more than two interconnect parts. Two of these interconnect parts are configured to be coupled to the top circuit board 104 and the bottom circuit board 106, respectively, and furthermore the set of interconnect parts are configured to be assembled into a rigid interconnect that couples the top circuit board 104 to the bottom circuit board 106.
In some embodiments, the interconnect, whether implemented as the flexible interconnect 112 (shown in
In some embodiments, the height of the rigid interconnect 122 is commensurate with a separation distance 402, which is the distance between the top circuit board 104 and the bottom circuit board 106. Furthermore, in some embodiments, the rail height h of the assembly rail 108 is also commensurate with the separation distance 402 and/or the height of the rigid interconnect 122.
Optionally, rigid interconnect 122 (e.g., the interconnect 122A) is attached to respective sides of the top circuit board 104 and the bottom circuit board 106, and optionally faces another airflow tab attached to opposite sides of the boards. Optionally, the rigid interconnect 122 (e.g., the interconnect 122C, 122D or 122E) is attached to respective inner regions of the top circuit board 104 and the bottom circuit board 106. In some implementations, two terminals of the rigid interconnect 122 (e.g., the interconnect 122D) are directly mounted on the top circuit board 104 and the bottom circuit board 106. In some implementations, one terminal of the rigid interconnect 122 (e.g., the interconnect 122B) is attached indirectly to a circuit board via an electronic part that is already mounted on the circuit board. In some implementations, both terminals of the rigid interconnect 122 (e.g., the interconnect 122E) are attached indirectly to the top circuit board 104 and the bottom circuit board 106 via a respective electronic part that is already mounted on the corresponding circuit board. In some implementations, the rigid interconnect 122 is instead a semi-rigid interconnect.
It is noted that an interconnect that electrically couples the top circuit board 104 and the bottom circuit board 106 may also include both a flexible interconnect part and a rigid interconnect part. As a specific example, a rigid interconnect part is coupled to the top circuit board 104 at one end and to a flexible interconnect part at the other end, and the flexible interconnect part further connects to the bottom circuit board 106 or to another rigid interconnect that connects to the bottom circuit board 106.
In some implementations, as shown in
In some embodiments, a respective rigid interconnect 122 (e.g., the interconnect 122A) is positioned at or substantially close to respective edges of the top circuit board 104 and the bottom circuit board 106. In one example, the rigid interconnect extends substantially the entire length of the duct unit 102, or substantially the length of the entire the top circuit board 104 and/or the bottom circuit board 106. In some embodiments, a respective rigid interconnect 122 is used in place of a corresponding airflow tab 110 to control or direct airflow between the top circuit board 104 and the bottom circuit board 106. In some embodiments, however, a respective rigid interconnect 122 has a length substantially shorter than the length of the duct unit 102, or substantially shorter than the length of the top circuit board 104 and/or the bottom circuit board 106.
Each assembly rail 108 alternates with a circuit board set including a top circuit board 104 and a bottom circuit board 106. The assembly rails 108 are positioned substantially in parallel and coaligned with each other. After being assembled on the assembly rails 108, the top circuit boards 104 and the bottom circuit boards 106 in the circuit board sets are also parallel to each other. As such, each circuit board set is mechanically coupled between two substantially parallel assembly rails 108. Specifically, each assembly rail 108 includes a respective first side (e.g., a front side) and a respective second side (e.g., a back side). Each side of the respective assembly rail 108 further includes a first card guide structure 310 and a second guide structure 320 that are arranged on the respective side near two opposite edges of the corresponding assembly rail 108, respectively.
In some embodiments, the top circuit board 104 and the bottom circuit board 106 of each circuit board set are coupled on the card guide structures 310 and 320 of two adjacent assembly rails 108 (e.g., a first assembly rail and a second assembly rail), respectively. In particular, the top circuit board 104 is mechanically coupled between a first card guide structure 310A on a back side of a first assembly rail 108 and another first card guide structure 310B on a front side of a second assembly rail 108, and the bottom circuit board 106 is mechanically coupled between a second card guide structure 320A on the back side of the first assembly rail 108A and another second card guide structure 320B on the front side of the second assembly rail 108B. As such, the top and bottom circuit boards 104 and 106 are substantially parallel to and separated from each other. In one example, and the top and bottom circuit boards 104 and 106 have a separation that is defined in accordance with a rail height h of the plurality of assembly rails.
Each assembly rail 108 further includes a vent opening 116 between the first and second card guide structures. The vent openings 116 of the plurality of assembly rails 108 are aligned to each other, and further aligned to the respective space between the top and bottom circuit boards of each circuit board set, thereby forming an interior airflow pathway for the channel 101. In accordance with such an interior airflow pathway, airflow is directed through the vent opening of each assembly rail and space between the top and bottom circuit boards of each circuit board set successively.
Each assembly rail 108 is associated with a respective channel 101 that includes one or more circuit board sets, and is optionally located at an end or an intermediate location of the respective channel 101. In some embodiments, corresponding duct units 102 of two neighboring thermal channels 101 do not include airflow tabs at their adjacent sides, and the airflow in one of these two neighboring thermal channels 101 freely enters the corresponding airflow pathway of the other channel 101. In some embodiments, corresponding duct units 102 of two neighboring thermal channels 101 do not include a bottom circuit board 106 and a top circuit board 104, respectively, and the airflow in one of these two neighboring thermal channels 101 may also freely enter the corresponding airflow pathway of the other channel 101.
In some embodiments, when multiple thermal channels 101 are coupled to one another as shown in
As shown in
As shown in
One skilled in the art knows that the assembly rails 500 and 550 having the ducted venting openings 502 may also act as structural frames to assemble the electronic assembly 200 shown in
In contrast, as shown in
In some embodiments, the channel has an extended length, when the electronic system 200 includes a plurality of assembly rails and a plurality of circuit board sets each further including a top circuit board and a bottom circuit board. Each circuit board set is assembled with an assembly rail to form a duct unit according to operations 702-708. Each circuit board of a duct unit is further coupled to an assembly rail of a neighboring duct unit or another standalone assembly rail at an end of the thermal channel. As such, the extended channel is formed by successively coupling two or more duct units together.
Thereafter, airflow is passed or directed (710) through the channel to dissipate heat, as described above.
More details and examples of the components of the channel (e.g., the circuit boards and the assembly rails) are discussed above with reference to
In accordance with various embodiments of the invention, assembly rails function as structural frames to conveniently assemble a plurality of circuit boards together, and form an electronic assembly including a thermal channel. Such an electronic assembly offers an easy, flexible and inexpensive solution to manufacture and assemble daughter card assemblies that are configured to integrate with a motherboard for many electronic devices. More importantly, airflow is directed through the channel in a controlled manner. When the electronic components of the electronic assembly are placed in accordance with configurations of an interior airflow pathway of the thermal channel, the airflow efficiently carries away the heat generated by these electronic components, maintains a low temperature increase for these electronic components and reduces the thermal expansion of the corresponding circuit boards. In some implementations, heat-sensitive electronic components are isolated from other electronic components, and placed at an upstream location in the interior airflow pathway. Under some circumstances, the heat-sensitive electronic components and other electronic components may have a temperature difference of 20° C. as a result of using the thermal channel.
As noted above, in some embodiments, the electronic assembly 200 or 300 described herein includes one or more memory modules, and in some embodiments, the electronic components of the electronic assembly 200 or 300 include semiconductor memory devices or elements. The semiconductor memory devices include volatile memory devices, such as dynamic random access memory (“DRAM”) or static random access memory (“SRAM”) devices, non-volatile memory devices, such as resistive random access memory (“ReRAM”), electrically erasable programmable read only memory (“EEPROM”), flash memory (which can also be considered a subset of EEPROM), ferroelectric random access memory (“FRAM”), and magnetoresistive random access memory (“MRAM”), and other semiconductor elements capable of storing information. Furthermore, each type of memory device may have different configurations. For example, flash memory devices may be configured in a NAND or a NOR configuration.
The memory devices can be formed from passive elements, active elements, or both. By way of non-limiting example, passive semiconductor memory elements include ReRAM device elements, which in some embodiments include a resistivity switching storage element, such as an anti-fuse, phase change material, etc., and optionally a steering element, such as a diode, etc. Further by way of non-limiting example, active semiconductor memory elements include EEPROM and flash memory device elements, which in some embodiments include elements containing a charge storage region, such as a floating gate, conductive nanoparticles or a charge storage dielectric material.
Multiple memory elements may be configured so that they are connected in series or such that each element is individually accessible. By way of non-limiting example, NAND devices contain memory elements (e.g., devices containing a charge storage region) connected in series. For example, a NAND memory array may be configured so that the array is composed of multiple strings of memory in which each string is composed of multiple memory elements sharing a single bit line and accessed as a group. In contrast, memory elements may be configured so that each element is individually accessible, e.g., a NOR memory array. One of skill in the art will recognize that the NAND and NOR memory configurations are exemplary, and memory elements may be otherwise configured.
The semiconductor memory elements included in a single device, such as memory elements located within and/or over the same substrate or in a single die, may be distributed in a two- or three-dimensional manner (such as a two dimensional (2D) memory array structure or a three dimensional (3D) memory array structure).
In a two dimensional memory structure, the semiconductor memory elements are arranged in a single plane or single memory device level. Typically, in a two dimensional memory structure, memory elements are located in a plane (e.g., in an x-z direction plane) which extends substantially parallel to a major surface of a substrate that supports the memory elements. The substrate may be a wafer on which the material layers of the memory elements are deposited and/or in which memory elements are formed or it may be a carrier substrate which is attached to the memory elements after they are formed.
The memory elements may be arranged in the single memory device level in an ordered array, such as in a plurality of rows and/or columns. However, the memory elements may be arranged in non-regular or non-orthogonal configurations as understood by one of skill in the art. The memory elements may each have two or more electrodes or contact lines, including a bit line and a word line.
A three dimensional memory array is organized so that memory elements occupy multiple planes or multiple device levels, forming a structure in three dimensions (i.e., in the x, y and z directions, where the y direction is substantially perpendicular and the x and z directions are substantially parallel to the major surface of the substrate).
As a non-limiting example, each plane in a three dimensional memory array structure may be physically located in two dimensions (one memory level) with multiple two dimensional memory levels to form a three dimensional memory array structure. As another non-limiting example, a three dimensional memory array may be physically structured as multiple vertical columns (e.g., columns extending substantially perpendicular to the major surface of the substrate in the y direction) having multiple elements in each column and therefore having elements spanning several vertically stacked planes of memory devices. The columns may be arranged in a two dimensional configuration, e.g., in an x-z plane, thereby resulting in a three dimensional arrangement of memory elements. One of skill in the art will understand that other configurations of memory elements in three dimensions will also constitute a three dimensional memory array.
By way of non-limiting example, in a three dimensional NAND memory array, the memory elements may be connected together to form a NAND string within a single plane, sometimes called a horizontal (e.g., x-z) plane for ease of discussion. Alternatively, the memory elements may be connected together to extend through multiple parallel planes. Other three dimensional configurations can be envisioned wherein some NAND strings contain memory elements in a single plane of memory elements (sometimes called a memory level) while other strings contain memory elements which extend through multiple parallel planes (sometimes called parallel memory levels). Three dimensional memory arrays may also be designed in a NOR configuration and in a ReRAM configuration.
A monolithic three dimensional memory array is one in which multiple planes of memory elements (also called multiple memory levels) are formed above and/or within a single substrate, such as a semiconductor wafer, according to a sequence of manufacturing operations. In a monolithic 3D memory array, the material layers forming a respective memory level, such as the topmost memory level, are located on top of the material layers forming an underlying memory level, but on the same single substrate. In some implementations, adjacent memory levels of a monolithic 3D memory array optionally share at least one material layer, while in other implementations adjacent memory levels have intervening material layers separating them.
In contrast, two dimensional memory arrays may be formed separately and then integrated together to form a non-monolithic 3D memory device in a hybrid manner. For example, stacked memories have been constructed by forming 2D memory levels on separate substrates and integrating the formed 2D memory levels atop each other. The substrate of each 2D memory level may be thinned or removed prior to integrating it into a 3D memory device. As the individual memory levels are formed on separate substrates, the resulting 3D memory arrays are not monolithic three dimensional memory arrays.
Further, more than one memory array selected from 2D memory arrays and 3D memory arrays (monolithic or hybrid) may be formed separately and then packaged together to form a stacked-chip memory device. A stacked-chip memory device includes multiple planes or layers of memory devices, sometimes called memory levels.
The term “three-dimensional memory device” (or 3D memory device) is herein defined to mean a memory device having multiple layers or multiple levels (e.g., sometimes called multiple memory levels) of memory elements, including any of the following: a memory device having a monolithic or non-monolithic 3D memory array, some non-limiting examples of which are described above; or two or more 2D and/or 3D memory devices, packaged together to form a stacked-chip memory device, some non-limiting examples of which are described above.
A person skilled in the art will recognize that the invention or inventions descried and claimed herein are not limited to the two dimensional and three dimensional exemplary structures described here, and instead cover all relevant memory structures suitable for implementing the invention or inventions as described herein and as understood by one skilled in the art.
It will be understood that, although the terms “first,” “second,” etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first contact could be termed a second contact, and, similarly, a second contact could be termed a first contact, which changing the meaning of the description, so long as all occurrences of the “first contact” are renamed consistently and all occurrences of the second contact are renamed consistently. The first contact and the second contact are both contacts, but they are not the same contact.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the claims. As used in the description of the embodiments and the appended claims, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will also be understood that the term “and/or” as used herein refers to and encompasses any and all possible combinations of one or more of the associated listed items. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
As used herein, the term “if” may be construed to mean “when” or “upon” or “in response to determining” or “in accordance with a determination” or “in response to detecting,” that a stated condition precedent is true, depending on the context. Similarly, the phrase “if it is determined [that a stated condition precedent is true]” or “if [a stated condition precedent is true]” or “when [a stated condition precedent is true]” may be construed to mean “upon determining” or “in response to determining” or “in accordance with a determination” or “upon detecting” or “in response to detecting” that the stated condition precedent is true, depending on the context.
The foregoing description, for purpose of explanation, has been described with reference to specific embodiments. However, the illustrative discussions above are not intended to be exhaustive or to limit the claims to the precise forms disclosed. Many modifications and variations are possible in view of the above teachings. The embodiments were chosen and described in order to best explain principles of operation and practical applications, to thereby enable others skilled in the art.
This application claims priority to U.S. Provisional Patent Application Ser. No. 61/953,696, filed Mar. 14, 2014, and titled “Thermal Tube Assembly Structures,” which is incorporated herein by reference in its entirety.
Number | Name | Date | Kind |
---|---|---|---|
4839587 | Flatley et al. | Jun 1989 | A |
4916652 | Schwarz et al. | Apr 1990 | A |
5210680 | Scheibler | May 1993 | A |
5489805 | Hackitt et al. | Feb 1996 | A |
5519847 | Fandrich et al. | May 1996 | A |
5530705 | Malone | Jun 1996 | A |
5537555 | Landry | Jul 1996 | A |
5551003 | Mattson et al. | Aug 1996 | A |
5628031 | Kikinis et al. | May 1997 | A |
5657332 | Auclair et al. | Aug 1997 | A |
5666114 | Brodie et al. | Sep 1997 | A |
5705850 | Ashiwake et al. | Jan 1998 | A |
5708849 | Coke et al. | Jan 1998 | A |
5763950 | Fujisaki et al. | Jun 1998 | A |
5828549 | Gandre et al. | Oct 1998 | A |
5923532 | Nedved | Jul 1999 | A |
5943692 | Marberg et al. | Aug 1999 | A |
5946190 | Patel et al. | Aug 1999 | A |
5973920 | Altic et al. | Oct 1999 | A |
5982664 | Watanabe | Nov 1999 | A |
6000006 | Bruce et al. | Dec 1999 | A |
6008987 | Gale et al. | Dec 1999 | A |
6009938 | Smith et al. | Jan 2000 | A |
6016560 | Wada et al. | Jan 2000 | A |
6018304 | Bessios | Jan 2000 | A |
6031730 | Kroske | Feb 2000 | A |
6058012 | Cooper et al. | May 2000 | A |
6061245 | Ingraham et al. | May 2000 | A |
6070074 | Perahia et al. | May 2000 | A |
6084773 | Nelson et al. | Jul 2000 | A |
6138261 | Wilcoxson et al. | Oct 2000 | A |
6182264 | Ott | Jan 2001 | B1 |
6192092 | Dizon et al. | Feb 2001 | B1 |
6295592 | Jeddeloh et al. | Sep 2001 | B1 |
6311263 | Barlow et al. | Oct 2001 | B1 |
6335862 | Koya | Jan 2002 | B1 |
6411511 | Chen | Jun 2002 | B1 |
6442076 | Roohparvar | Aug 2002 | B1 |
6449625 | Wang | Sep 2002 | B1 |
6484224 | Robins et al. | Nov 2002 | B1 |
6507101 | Morris | Jan 2003 | B1 |
6516437 | Van Stralen et al. | Feb 2003 | B1 |
6528878 | Daikoku et al. | Mar 2003 | B1 |
6541310 | Lo et al. | Apr 2003 | B1 |
6570762 | Cross | May 2003 | B2 |
6618249 | Fairchild | Sep 2003 | B2 |
6621705 | Ballenger et al. | Sep 2003 | B1 |
6678788 | O'Connell | Jan 2004 | B1 |
6757768 | Potter et al. | Jun 2004 | B1 |
6762942 | Smith | Jul 2004 | B1 |
6775792 | Ulrich et al. | Aug 2004 | B2 |
6810440 | Micalizzi, Jr. et al. | Oct 2004 | B2 |
6836808 | Bunce et al. | Dec 2004 | B2 |
6836815 | Purcell et al. | Dec 2004 | B1 |
6842436 | Moeller | Jan 2005 | B2 |
6871257 | Conley et al. | Mar 2005 | B2 |
6892801 | Kim | May 2005 | B1 |
6895464 | Chow et al. | May 2005 | B2 |
6934152 | Barrow | Aug 2005 | B1 |
6978343 | Ichiriu | Dec 2005 | B1 |
6980985 | Amer-Yahia et al. | Dec 2005 | B1 |
6981205 | Fukushima et al. | Dec 2005 | B2 |
6988171 | Beardsley et al. | Jan 2006 | B2 |
6997720 | Perret et al. | Feb 2006 | B2 |
7020017 | Chen et al. | Mar 2006 | B2 |
7030482 | Haines | Apr 2006 | B2 |
7032123 | Kane et al. | Apr 2006 | B2 |
7043505 | Teague et al. | May 2006 | B1 |
7075788 | Larson | Jul 2006 | B2 |
7079972 | Wood et al. | Jul 2006 | B1 |
7100002 | Shrader et al. | Aug 2006 | B2 |
7111293 | Hersh et al. | Sep 2006 | B1 |
7162678 | Saliba | Jan 2007 | B2 |
7173852 | Gorobets et al. | Feb 2007 | B2 |
7184446 | Rashid et al. | Feb 2007 | B2 |
7233501 | Ingalz | Jun 2007 | B1 |
7280364 | Harris et al. | Oct 2007 | B2 |
7328377 | Lewis et al. | Feb 2008 | B1 |
7474528 | Olesiewicz | Jan 2009 | B1 |
7480147 | Hoss | Jan 2009 | B2 |
7516292 | Kimura et al. | Apr 2009 | B2 |
7523157 | Aguilar, Jr. et al. | Apr 2009 | B2 |
7527466 | Simmons | May 2009 | B2 |
7529466 | Takahashi | May 2009 | B2 |
7571277 | Mizushima | Aug 2009 | B2 |
7574554 | Tanaka et al. | Aug 2009 | B2 |
7595994 | Sun | Sep 2009 | B1 |
7596643 | Merry et al. | Sep 2009 | B2 |
7599182 | Sun | Oct 2009 | B2 |
7623343 | Chen | Nov 2009 | B2 |
7681106 | Jarrar et al. | Mar 2010 | B2 |
7685494 | Varnica et al. | Mar 2010 | B1 |
7707481 | Kirschner et al. | Apr 2010 | B2 |
7761655 | Mizushima et al. | Jul 2010 | B2 |
7774390 | Shin | Aug 2010 | B2 |
7840762 | Oh et al. | Nov 2010 | B2 |
7870326 | Shin et al. | Jan 2011 | B2 |
7890818 | Kong et al. | Feb 2011 | B2 |
7913022 | Baxter | Mar 2011 | B1 |
7925960 | Ho et al. | Apr 2011 | B2 |
7934052 | Prins et al. | Apr 2011 | B2 |
7954041 | Hong et al. | May 2011 | B2 |
7959445 | Daily et al. | Jun 2011 | B1 |
7961462 | Hernon | Jun 2011 | B2 |
7971112 | Murata | Jun 2011 | B2 |
7974368 | Shieh et al. | Jul 2011 | B2 |
7978516 | Olbrich | Jul 2011 | B2 |
7980863 | Holec et al. | Jul 2011 | B1 |
7989709 | Tsao | Aug 2011 | B2 |
7996642 | Smith | Aug 2011 | B1 |
8000096 | Nemoz et al. | Aug 2011 | B2 |
8006161 | Lestable et al. | Aug 2011 | B2 |
8032724 | Smith | Oct 2011 | B1 |
8069390 | Lin | Nov 2011 | B2 |
8190967 | Hong et al. | May 2012 | B2 |
8198539 | Otoshi et al. | Jun 2012 | B2 |
8208252 | Tolliver | Jun 2012 | B2 |
8254181 | Hwang et al. | Aug 2012 | B2 |
8305103 | Kang et al. | Nov 2012 | B2 |
8312349 | Reche et al. | Nov 2012 | B2 |
8373986 | Sun | Feb 2013 | B2 |
8405985 | Reynov | Mar 2013 | B1 |
8412985 | Bowers et al. | Apr 2013 | B1 |
8472183 | Ross | Jun 2013 | B1 |
8477495 | Sun | Jul 2013 | B2 |
8570740 | Cong et al. | Oct 2013 | B2 |
9089073 | Reynov | Jul 2015 | B2 |
20020008963 | DiBene, II et al. | Jan 2002 | A1 |
20020024846 | Kawahara et al. | Feb 2002 | A1 |
20020076951 | Roy | Jun 2002 | A1 |
20020083299 | Van Huben et al. | Jun 2002 | A1 |
20020123259 | Yatskov et al. | Sep 2002 | A1 |
20020152305 | Jackson et al. | Oct 2002 | A1 |
20020162075 | Talagala et al. | Oct 2002 | A1 |
20020165896 | Kim | Nov 2002 | A1 |
20030041299 | Kanazawa et al. | Feb 2003 | A1 |
20030043829 | Rashid | Mar 2003 | A1 |
20030088805 | Majni et al. | May 2003 | A1 |
20030093628 | Matter et al. | May 2003 | A1 |
20030184970 | Bosch | Oct 2003 | A1 |
20030188045 | Jacobson | Oct 2003 | A1 |
20030189856 | Cho et al. | Oct 2003 | A1 |
20030198100 | Matsushita et al. | Oct 2003 | A1 |
20030212719 | Yasuda et al. | Nov 2003 | A1 |
20040024957 | Lin et al. | Feb 2004 | A1 |
20040024963 | Talagala et al. | Feb 2004 | A1 |
20040073829 | Olarig | Apr 2004 | A1 |
20040153902 | Machado et al. | Aug 2004 | A1 |
20040181734 | Saliba | Sep 2004 | A1 |
20040199714 | Estakhri et al. | Oct 2004 | A1 |
20040218367 | Lin et al. | Nov 2004 | A1 |
20040237018 | Riley | Nov 2004 | A1 |
20040246662 | Thurk et al. | Dec 2004 | A1 |
20050009382 | Burmeister et al. | Jan 2005 | A1 |
20050013120 | Liu | Jan 2005 | A1 |
20050060456 | Shrader et al. | Mar 2005 | A1 |
20050060501 | Shrader | Mar 2005 | A1 |
20050082663 | Wakiyama et al. | Apr 2005 | A1 |
20050114587 | Chou et al. | May 2005 | A1 |
20050152112 | Holmes et al. | Jul 2005 | A1 |
20050172065 | Keays | Aug 2005 | A1 |
20050172207 | Radke et al. | Aug 2005 | A1 |
20050193161 | Lee et al. | Sep 2005 | A1 |
20050201148 | Chen et al. | Sep 2005 | A1 |
20050231765 | So et al. | Oct 2005 | A1 |
20050257120 | Gorobets et al. | Nov 2005 | A1 |
20050273560 | Hulbert et al. | Dec 2005 | A1 |
20050289314 | Adusumilli et al. | Dec 2005 | A1 |
20060039196 | Gorobets et al. | Feb 2006 | A1 |
20060042291 | Petroski | Mar 2006 | A1 |
20060053246 | Lee | Mar 2006 | A1 |
20060067066 | Meier | Mar 2006 | A1 |
20060085671 | Majni et al. | Apr 2006 | A1 |
20060133041 | Belady et al. | Jun 2006 | A1 |
20060136570 | Pandya | Jun 2006 | A1 |
20060156177 | Kottapalli et al. | Jul 2006 | A1 |
20060195650 | Su et al. | Aug 2006 | A1 |
20060259528 | Dussud et al. | Nov 2006 | A1 |
20070001282 | Kang et al. | Jan 2007 | A1 |
20070011413 | Nonaka et al. | Jan 2007 | A1 |
20070057686 | Suga et al. | Mar 2007 | A1 |
20070058446 | Hwang et al. | Mar 2007 | A1 |
20070061597 | Holtzman et al. | Mar 2007 | A1 |
20070074850 | Peschl | Apr 2007 | A1 |
20070076479 | Kim et al. | Apr 2007 | A1 |
20070081408 | Kwon et al. | Apr 2007 | A1 |
20070083697 | Birrell et al. | Apr 2007 | A1 |
20070097653 | Gilliland et al. | May 2007 | A1 |
20070113019 | Beukema | May 2007 | A1 |
20070121297 | Uchizono et al. | May 2007 | A1 |
20070133312 | Roohparvar | Jun 2007 | A1 |
20070145996 | Shiao et al. | Jun 2007 | A1 |
20070147113 | Mokhlesi et al. | Jun 2007 | A1 |
20070150790 | Gross et al. | Jun 2007 | A1 |
20070157064 | Falik et al. | Jul 2007 | A1 |
20070174579 | Shin | Jul 2007 | A1 |
20070180188 | Fujbayashi et al. | Aug 2007 | A1 |
20070208901 | Purcell et al. | Sep 2007 | A1 |
20070211426 | Clayton et al. | Sep 2007 | A1 |
20070211436 | Robinson et al. | Sep 2007 | A1 |
20070216005 | Yim et al. | Sep 2007 | A1 |
20070216009 | Ng | Sep 2007 | A1 |
20070230111 | Starr | Oct 2007 | A1 |
20070234143 | Kim | Oct 2007 | A1 |
20070245061 | Harriman | Oct 2007 | A1 |
20070246189 | Lin et al. | Oct 2007 | A1 |
20070247805 | Fujie | Oct 2007 | A1 |
20070277036 | Chamberlain et al. | Nov 2007 | A1 |
20070291556 | Kamei | Dec 2007 | A1 |
20070294496 | Goss et al. | Dec 2007 | A1 |
20070300130 | Gorobets | Dec 2007 | A1 |
20080019095 | Liu | Jan 2008 | A1 |
20080019182 | Yanagidaira et al. | Jan 2008 | A1 |
20080022163 | Tanaka et al. | Jan 2008 | A1 |
20080026637 | Minich | Jan 2008 | A1 |
20080043435 | Yip et al. | Feb 2008 | A1 |
20080052435 | Norwood | Feb 2008 | A1 |
20080052446 | Lasser et al. | Feb 2008 | A1 |
20080068796 | Pav et al. | Mar 2008 | A1 |
20080077841 | Gonzalez et al. | Mar 2008 | A1 |
20080077937 | Shin et al. | Mar 2008 | A1 |
20080086677 | Yang et al. | Apr 2008 | A1 |
20080116571 | Dang et al. | May 2008 | A1 |
20080144371 | Yeh et al. | Jun 2008 | A1 |
20080147964 | Chow et al. | Jun 2008 | A1 |
20080147998 | Jeong | Jun 2008 | A1 |
20080148124 | Zhang et al. | Jun 2008 | A1 |
20080158818 | Clidaras et al. | Jul 2008 | A1 |
20080163030 | Lee | Jul 2008 | A1 |
20080168191 | Biran et al. | Jul 2008 | A1 |
20080168319 | Lee et al. | Jul 2008 | A1 |
20080170460 | Oh et al. | Jul 2008 | A1 |
20080229000 | Kim | Sep 2008 | A1 |
20080229003 | Mizushima et al. | Sep 2008 | A1 |
20080229176 | Arnez et al. | Sep 2008 | A1 |
20080236791 | Wayman | Oct 2008 | A1 |
20080252324 | Barabi et al. | Oct 2008 | A1 |
20080254573 | Sir et al. | Oct 2008 | A1 |
20080266807 | Lakin et al. | Oct 2008 | A1 |
20080270680 | Chang | Oct 2008 | A1 |
20080282128 | Lee et al. | Nov 2008 | A1 |
20080285351 | Shlick et al. | Nov 2008 | A1 |
20080291636 | Mori et al. | Nov 2008 | A1 |
20090003058 | Kang | Jan 2009 | A1 |
20090037652 | Yu et al. | Feb 2009 | A1 |
20090144598 | Yoon et al. | Jun 2009 | A1 |
20090168525 | Olbrich et al. | Jul 2009 | A1 |
20090172258 | Olbrich et al. | Jul 2009 | A1 |
20090172259 | Prins et al. | Jul 2009 | A1 |
20090172260 | Olbrich et al. | Jul 2009 | A1 |
20090172261 | Prins et al. | Jul 2009 | A1 |
20090172262 | Olbrich et al. | Jul 2009 | A1 |
20090172308 | Prins et al. | Jul 2009 | A1 |
20090172335 | Kulkarni et al. | Jul 2009 | A1 |
20090172499 | Olbrich et al. | Jul 2009 | A1 |
20090190308 | Bhattacharya et al. | Jul 2009 | A1 |
20090193058 | Reid | Jul 2009 | A1 |
20090207660 | Hwang et al. | Aug 2009 | A1 |
20090222708 | Yamaga | Sep 2009 | A1 |
20090228761 | Perlmutter et al. | Sep 2009 | A1 |
20090273898 | Imsand | Nov 2009 | A1 |
20090296466 | Kim et al. | Dec 2009 | A1 |
20090296486 | Kim et al. | Dec 2009 | A1 |
20090302458 | Kubo et al. | Dec 2009 | A1 |
20090309214 | Szewerenko | Dec 2009 | A1 |
20090319864 | Shrader | Dec 2009 | A1 |
20100008034 | Hinkle | Jan 2010 | A1 |
20100061151 | Miwa et al. | Mar 2010 | A1 |
20100073860 | Moriai et al. | Mar 2010 | A1 |
20100073880 | Liu | Mar 2010 | A1 |
20100091463 | Buresch et al. | Apr 2010 | A1 |
20100103737 | Park | Apr 2010 | A1 |
20100118496 | Lo | May 2010 | A1 |
20100161936 | Royer et al. | Jun 2010 | A1 |
20100164525 | Han et al. | Jul 2010 | A1 |
20100199125 | Reche | Aug 2010 | A1 |
20100202196 | Lee et al. | Aug 2010 | A1 |
20100208521 | Kim et al. | Aug 2010 | A1 |
20100224985 | Michael et al. | Sep 2010 | A1 |
20100262889 | Bains | Oct 2010 | A1 |
20100281207 | Miller et al. | Nov 2010 | A1 |
20100281342 | Chang et al. | Nov 2010 | A1 |
20100296255 | Maloney | Nov 2010 | A1 |
20100319986 | Bleau | Dec 2010 | A1 |
20100328887 | Refai-Ahmed et al. | Dec 2010 | A1 |
20110083060 | Sakurada et al. | Apr 2011 | A1 |
20110113281 | Zhang et al. | May 2011 | A1 |
20110131444 | Buch et al. | Jun 2011 | A1 |
20110132000 | Deane | Jun 2011 | A1 |
20110173378 | Filor et al. | Jul 2011 | A1 |
20110182035 | Yajima | Jul 2011 | A1 |
20110188205 | MacManus et al. | Aug 2011 | A1 |
20110205823 | Hemink et al. | Aug 2011 | A1 |
20110213920 | Frost et al. | Sep 2011 | A1 |
20110228601 | Olbrich et al. | Sep 2011 | A1 |
20110231600 | Tanaka et al. | Sep 2011 | A1 |
20110299244 | Dede et al. | Dec 2011 | A1 |
20110317359 | Wei | Dec 2011 | A1 |
20120014067 | Siracki | Jan 2012 | A1 |
20120064781 | Krishnan et al. | Mar 2012 | A1 |
20120096217 | Son et al. | Apr 2012 | A1 |
20120110250 | Sabbag et al. | May 2012 | A1 |
20120151253 | Horn | Jun 2012 | A1 |
20120170224 | Fowler | Jul 2012 | A1 |
20120195126 | Roohparvar | Aug 2012 | A1 |
20120201007 | Yeh et al. | Aug 2012 | A1 |
20120239976 | Cometti et al. | Sep 2012 | A1 |
20120284587 | Yu et al. | Nov 2012 | A1 |
20120293962 | McCluskey et al. | Nov 2012 | A1 |
20120327598 | Nakayama | Dec 2012 | A1 |
20130155800 | Shim et al. | Jun 2013 | A1 |
20130181733 | Kikuchi et al. | Jul 2013 | A1 |
20130285686 | Malik | Oct 2013 | A1 |
20130294028 | Lafont | Nov 2013 | A1 |
20130307060 | Wang et al. | Nov 2013 | A1 |
20140055944 | McCabe | Feb 2014 | A1 |
20140071614 | Kaldani | Mar 2014 | A1 |
20140153181 | Peng | Jun 2014 | A1 |
20140182814 | Lin | Jul 2014 | A1 |
Number | Date | Country |
---|---|---|
201 655 782 | Nov 2010 | CN |
102 446 873 | May 2012 | CN |
199 10 500 | Oct 2000 | DE |
2005 063281 | Jul 2007 | DE |
0 600 590 | Jun 1994 | EP |
0 989 794 | Mar 2000 | EP |
1 465 203 | Oct 2004 | EP |
1 990 921 | Nov 2008 | EP |
2 066 158 | Jun 2009 | EP |
2 395 827 | Dec 2011 | EP |
2 600 700 | Jun 2013 | EP |
2560731 | Sep 1985 | FR |
06006064 | Jan 1994 | JP |
2002-532806 | Oct 2002 | JP |
2003 188565 | Jul 2003 | JP |
WO 88 07193 | Mar 1988 | WO |
WO 03094586 | Nov 2003 | WO |
WO 2004086827 | Oct 2004 | WO |
WO 2007036834 | Apr 2007 | WO |
WO 2007080586 | Jul 2007 | WO |
WO 2008013850 | Jan 2008 | WO |
WO 2008121553 | Oct 2008 | WO |
WO 2008121577 | Oct 2008 | WO |
WO 2009028281 | Mar 2009 | WO |
WO 2009032945 | Mar 2009 | WO |
WO 2009058140 | May 2009 | WO |
WO 2009084724 | Jul 2009 | WO |
WO 2009134576 | Nov 2009 | WO |
WO 2013080341 | Jun 2013 | WO |
Entry |
---|
Invitation to Pay Additional Fees dated Jul. 25, 2014, received in International Patent Application No. PCT/US2014/021290, which corresponds to U.S. Appl. No. 13/791,797, 8 pages (Dean). |
International Search Report and Written Opinion dated Sep. 12, 2014, received in International Patent Application No. PCT/US2014/043146. |
International Search Report and Written Opinion dated May 18, 2015, received in International Patent Application No. PCT/US2015/016656, which corresponds to U.S. Appl. No. 14/275,690, 14 pages (Wright). |
International Search Report and Written Opinion dated May 28, 2015, received in International Patent Application No. PCT/US2015/017729, which corresponds to U.S. Appl. No. 14/244,745, 14 pages (Ellis). |
International Search Report and Written Opinion dated Apr. 28, 2015 received in International Patent Application No. PCT/US2015/014563, which corresponds to U.S. Appl. No. 14/179,247, 9 pages (Ellis). |
International Search Report and Written Opinion dated May 8, 2015, received in International Patent Application No. PCT/US2015/017722, which corresponds to U.S. Appl. No. 14/277,716, 9 pages (Dean). |
International Search Report and Written Opinion dated May 13, 2015, received in International Patent Application No. PCT/US2015/017724, which corresponds to U.S. Appl. No. 14/244,734, 12 pages, (Dean). |
Barr, “Introduction to Watchdog Timers,” Oct. 2001, 3 pgs. |
Canim, “Buffered Bloom Filters on Solid State Storage,” ADMS*10, Singapore, Sep. 13-17, 2010, 8 pgs. |
Kang, “A Multi-Channel Architecture for High-Performance NAND Flash-Based Storage System,” J. Syst. Archit., vol. 53, Issue 9, Sep. 2007, 15 pgs. |
Kim, “A Space-Efficient Flash Translation Layer for CompactFlash Systems,” May 2002, IEEE vol. 48, No. 2, 10 pgs. |
Lu, “A Forest-structured Bloom Filter with Flash Memory,” MSST 2011, Denver, CO, May 23-27, 2011, article, 6 pgs. |
Lu, “A Forest-structured Bloom Filter with Flash Memory,” MSST 2011, Denver, CO, May 23-27, 2011, presentation slides, 25 pgs. |
McLean, “Information Technology—AT Attachment with Packet Interface Extension,” Aug. 19, 1998, 339 pgs. |
Microchip Technology, “Section 10. Watchdog Timer and Power-Saving Modes,” 2005, 14 pages. |
Park et al., “A High Performance Controller for NAND Flash-Based Solid State Disk (NSSD),” Proceedings of Non-Volatile Semiconductor Memory Workshop, Feb. 2006, 4 pgs. |
Zeidman, “Verilog Designer's Library,” 1999, 9 pgs. |
International Search Report and Written Opinion, dated Mar. 19, 2009 received in International Patent Application No. PCT/US08/88133, which corresponds to U.S. Appl. No. 12/082,202, 7 pgs (Prins). |
International Search Report and Written Opinion, dated Mar. 19, 2009, received in International Patent Application No. PCT/US08/88136, which corresponds to U.S. Appl. No. 12/082,205, 7 pgs (Olbrich). |
International Search Report and Written Opinion dated Feb. 26, 2009, received in International Patent Application No. PCT/US08/88146, which corresponds to U.S. Appl. No. 12/082,221, 10 pgs (Prins). |
International Search Report and Written Opinion dated Feb. 27, 2009, received in International Patent Application No. PCT/US2008/088154, which corresponds to U.S. Appl. No. 12/082,207, 8 pgs (Prins). |
International Search Report and Written Opinion dated Feb. 13, 2009, received in International Patent Application No. PCT/US08/88164, which corresponds to U.S. Appl. No. 12/082,220, 6 pgs (Olbrich). |
International Search Report and Written Opinion dated Feb. 18, 2009, received in International Patent Application No. PCT/US08/88206, which corresponds to U.S. Appl. No. 12/082,206, 8 pgs (Prins). |
International Search Report and Written Opinion dated Feb. 19, 2009, received in International Patent Application No. PCT/US08/88217, which corresponds to U.S. Appl. No. 12/082,204, 7 pgs (Olbrich). |
International Search Report and Written Opinion dated Feb. 13, 2009, received in International Patent Application No. PCT/US08/88229, which corresponds to U.S. Appl. No. 12/082,223, 7 pgs (Olbrich). |
International Search Report and Written Opinion dated Feb. 19, 2009, received in International Patent Application No. PCT/US08/88232, which corresponds to U.S. Appl. No. 12/082,222, 8 pgs (Olbrich). |
International Search Report and Written Opinion dated Feb. 19, 2009, received in International Patent Application No. PCT/US08/88236, which corresponds to U.S. Appl. No. 12/082,203, 7 pgs (Olbrich). |
International Search Report and Written Opinion dated Oct. 27, 2011, received in International Patent Application No. PCT/US2011/028637, which corresponds to U.S. Appl. No. 12/726,200,11 pgs (Olbrich). |
European Search Report dated Feb. 23, 2012, received in European Patent Application No. 08866997.3, which corresponds to U.S. Appl. No. 12/082,207, 6 pgs (Prins). |
Office Action dated Apr. 18, 2012, received in Chinese Patent Application No. 200880127623.8, which corresponds to U.S. Appl. No. 12/082,207,12 pgs (Prins). |
Office Action dated Dec. 31, 2012, received in Chinese Patent Application No. 200880127623.8, which corresponds to U.S. Appl. No. 12/082,207, 9 pgs (Prins). |
Notification of the Decision to Grant a Patent Right for Patent for Invention dated Jul. 4, 2013, received in Chinese Patent Application No. 200880127623.8, which corresponds to U.S. Appl. No. 12/082,207,1 pg (Prins). |
Office Action dated Jul. 24, 2012, received in Japanese Patent Application No. JP 2010-540863, 3 pgs (Prins). |
International Search Report and Written Opinion dated Mar. 7, 2014, received in International Patent Application No. PCT/US2013/074772, which corresponds to U.S. Appl. No. 13/831,218, 10 pages (George). |
International Search Report and Written Opinion dated Mar. 24, 2014, received in International Patent Application No. PCT/US2013/074777, which corresponds to U.S. Appl. No. 13/831,308, 10 pages (George). |
International Search Report and Written Opinion dated Mar. 7, 2014, received in International Patent Application No. PCT/US2013/074779, which corresponds to U.S. Appl. No. 13/831,374, 8 pages (George). |
International Search Report and Written Opinion dated Aug. 31, 2012, received in International Patent Application PCT/US2012/042764, which corresponds to U.S. Appl. No. 13/285,873,12 pgs (Frayer). |
International Search Report and Written Opinion dated Mar. 4, 2013, received in PCT/US2012/042771, which corresponds to U.S. Appl. No. 13/286,012, 14 pgs (Stonelake). |
International Search Report and Written Opinion dated Sep. 26, 2012, received in International Patent Application No. PCT/US2012/042775, which corresponds to U.S. Appl. No. 13/285,892, 8 pgs (Weston-Lewis et al.). |
International Search Report and Written Opinion dated Jun. 6, 2013, received in International Patent Application No. PCT/US2012/059447, which corresponds to U.S. Appl. No. 13/602,031, 12 pgs (Tai). |
International Search Report and Written Opinion dated Jun. 6, 2013, received in International Patent Application No. PCT/US2012/059453, which corresponds to U.S. Appl. No. 13/602,039,12 pgs (Frayer). |
International Search Report and Written Opinion dated Feb. 14, 2013, received in International Patent Application No. PCT/US2012/059459, which corresponds to U.S. Appl. No. 13/602,047, 9 pgs (Tai). |
International Search Report and Written Opinion dated May 23, 2013, received in International Patent Application No. PCT/US2012/065914, which corresponds to U.S. Appl. No. 13/679,963, 7 pgs (Frayer). |
International Search Report and Written Opinion dated Apr. 5, 2013, received in International Patent Application No. PCT/US2012/065916, which corresponds to U.S. Appl. No. 13/679,969, 7 pgs (Frayer). |
International Search Report and Written Opinion dated Jun. 17, 2013, received in International Patent Application No. PCT/US2012/065919, which corresponds to U.S. Appl. No. 13/679,970, 8 pgs (Frayer). |
International Search Report and Written Opinion dated Dec. 16, 2014, received in International Patent Application No. PCT/US2014/059114, which corresponds to U.S. Appl. No. 14/135,223, 9 pages (Dean). |
International Search Report and Written Opinion dated Nov. 20, 2014, received in International Patent Application No. PCT/US2014/020290, which corresponds to U.S. Appl. No. 13/791,797, 21 pages (Dean). |
International Search Report and Written Opinion dated Dec. 23, 2014, received in International Patent Application No. PCT/US2014/042772, which corresponds to U.S. Appl. No. 13/922,105, 10 pages (Dean). |
Number | Date | Country | |
---|---|---|---|
20150264834 A1 | Sep 2015 | US |
Number | Date | Country | |
---|---|---|---|
61953696 | Mar 2014 | US |