Patent Application
20170148884
This application claims priority to Chinese Patent Application No. 201510359405.9, filed Jun. 25, 2015, the contents of which are incorporated by reference in the entirety.
The present invention relates to display technology, more particularly, to a thin film transistor, an array substrate and a display panel having the same, and a fabricating method thereof.
Organic light emitting diodes (OLED) use the principles of electrophosphorescence to convert electrical energy in an OLED into light in a highly efficient manner. OLEDs are self-emitting apparatuses that do not require a backlight. Having the advantages of a wide viewing angle, high brightness, high contrast, and fast response, they have found a wide range of applications in display field.
In one aspect, the present invention provides a thin film transistor comprising an active layer on a base substrate; an insulating layer over the active layer, the insulating layer comprising a source via and a drain via, each of which extending through the insulating layer; a source electrode within the source via in contact with the active layer; and a drain electrode within the drain via in contact with the active layer.
Optionally, the source via and the drain via are completely within the insulating layer.
Optionally, the source electrode and the drain electrode are completely within the insulating layer.
Optionally, the active layer is made of a material comprising a polycrystalline silicon.
Optionally, the insulating layer is on a side of the active layer distal to the base substrate.
Optionally, the source via comprising a first source sub-via distal to the active layer and a second source sub-via proximal to the active layer, the drain via comprising a first drain sub-via distal to the active layer and a second drain sub-via proximal to the active layer; the first source sub-via has a diameter larger than that of the second source sub-via, and the first drain sub-via has a diameter larger than that of the second drain sub-via.
Optionally, thin film transistor further comprises a gate electrode insulated from the active layer by the insulating layer.
Optionally, the insulating layer comprises a gate insulating layer and an interlayer insulating layer; the gate insulating layer is on a side of the active layer distal to the base substrate; the interlayer insulating layer is on a side of the gate insulating layer distal to the active layer; the gate electrode is on a side of the gate insulating layer distal to the active layer, and on a side of the interlayer insulating layer proximal to the active layer.
Optionally, the first source sub-via and the first drain sub-via is within the interlayer insulating layer.
In another aspect, the present invention provides a method of fabricating a thin film transistor, comprising forming an active layer on a base substrate; forming an insulating layer over the active layer; forming a source via and a drain via in the insulating layer, each of which extending through the insulating layer; and forming a source electrode within the source via in contact with the active layer and forming a drain electrode within the drain via in contact with the active layer.
Optionally, the source via and the drain via are completely within the insulating layer.
Optionally, the source electrode and the drain electrode are completely within the insulating layer.
Optionally, the step of forming the source electrode and forming the drain electrode comprises depositing a source/drain electrode metal layer on a side of the insulating layer distal to the active layer, wherein the source/drain electrode metal layer extends through the source via and is in contact with the active layer, the source/drain electrode metal layer extends through the drain via and is in contact with the active layer; coating a photoresist layer on a side of the source/drain electrode metal layer distal to the insulating layer; removing the photoresist layer to expose a portion of the source/drain electrode metal layer other than a portion corresponding to the source electrode and the drain electrode; and etching exposed source/drain electrode metal layer.
Optionally, the source via comprising a first source sub-via distal to the active layer and a second source sub-via proximal to the active layer, the drain via comprising a first drain sub-via distal to the active layer and a second drain sub-via proximal to the active layer; the step of forming the source via and the drain via comprises using a gray-tone mask plate or a half-tone mask plate to obtain a pattern, wherein the pattern comprises a first section corresponding to the source via and the drain via and a second section corresponding to remaining portion of the insulating layer. The first section comprising a first zone corresponding to the second source sub-via and the second drain sub-via; and a second zone corresponding to remaining portions of the first section.
Optionally, the step of forming the active layer comprises forming an amorphous silicon layer, annealing the amorphous silicon layer thereby forming a polycrystalline silicon layer, and patterning the polycrystalline silicon layer to form the active layer.
Optionally, the step of forming the insulating layer comprises forming a gate insulating layer on a side of the active layer distal to the base substrate; and forming an interlayer insulating layer on a side of the gate insulating layer distal to the active layer.
Optionally, the first source sub-via and the first drain sub-via is within the interlayer insulating layer.
Optionally, the method further comprises forming a gate electrode insulated from the active layer by the insulating layer; the gate electrode is on a side of the gate insulating layer distal to the active layer, and on a side of the interlayer insulating layer proximal to the active layer.
Optionally, the source via comprising a first source sub-via distal to the active layer and a second source sub-via proximal to the active layer, the drain via comprising a first drain sub-via distal to the active layer and a second drain sub-via proximal to the active layer; the first source sub-via has a diameter larger than that of the second source sub-via, and the first drain sub-via has a diameter larger than that of the second drain sub-via.
Optionally, the insulating layer is on a side of the active layer distal to the base substrate.
In another aspect, the present invention provides an array substrate comprising the thin film transistor described herein or manufactured by a method described herein.
Optionally, the array substrate further comprises a buffer layer between the base substrate and the active layer.
Optionally, the array substrate further comprises a source/drain line trench extending from a first source electrode in one thin film transistor to a second source electrode in a neighboring thin film transistor, the source/drain line trench is completely within the insulating layer in an area corresponding to the source via; and a source/drain line in the source/drain line trench.
In another aspect, the present invention provides a display panel comprising an array substrate described herein.
The following drawings are merely examples for illustrative purposes according to various disclosed embodiments and are not intended to limit the scope of the present invention.
The disclosure will now describe more specifically with reference to the following embodiments. It is to be noted that the following descriptions of some embodiments are presented herein for purpose of illustration and description only. It is not intended to be exhaustive or to be limited to the precise form disclosed.
In one aspect, the present disclosure provides a novel thin film transistor. In some embodiments, the thin film transistor includes an active layer 100 on a base substrate 500 and an insulating layer 200 over the active layer 100 (see
In some embodiments, the source via and the drain via are completely within the insulating layer. In some embodiments, the source via includes (e.g., consists of) a first source sub-via distal to the active layer 100 and a second source sub-via proximal to the active layer 100, and the drain via includes (e.g., consists of) a first drain sub-via distal to the active layer 100 and a second drain sub-via proximal to the active layer 100. Optionally, the first source sub-via and the first drain sub-via completely within the insulating layer 200. Optionally, the second source sub-via and the second drain sub-via are completely within the insulating layer 200.
The thin film transistor in the embodiment further includes a source electrode 310 within the source via and a drain electrode 320 within the drain via. The source electrode 310 is in contact with the active layer 100 (e.g., through the second source sub-via). The drain electrode 320 is in contact with the active layer 100 (e.g., through the second drain sub-via). For example, the source via (e.g., the first source sub-via and the second source sub-via) is deposited (e.g., filled or sputtered) with a source electrode material, the drain via (e.g., the first drain sub-via and the second drain sub-via) is deposited (e.g., filled or sputtered) with a drain electrode material. Optionally, the first source sub-via has a diameter larger than that of the second source sub-via, and the first drain sub-via has a diameter larger than that of the second drain sub-via. For example, as shown in
Referring to
Referring to
Referring to
Based on the above, the present disclosure provides a method of fabricating a thin film transistor with fewer number of mask plates used in the process. The manufacturing costs can thus be reduced.
Any appropriate semiconductor material may be used for making the active layer. Examples include, but are not limited to, metal oxides and polycrystalline silicon.
Referring to
In some embodiments, the insulating layer 200 includes a gate insulating layer 210 and an interlayer insulating layer 220. The gate insulating layer 210 is on a side of the active layer 100 distal to the base substrate 500. The interlayer insulating layer 220 is on a side of the gate insulating layer 210 distal to the active layer 100. The gate electrode 400 is on a side of the gate insulating layer 210 distal to the active layer 100, and on a side of the interlayer insulating layer 220 proximal to the active layer 100. The first source sub-via and the first drain sub-via is within the interlayer insulating layer 220. The second source sub-via and the second drain sub-via span over the gate insulating layer 210 and a portion of the interlayer insulating layer 220.
The gate insulating layer 210 insulates the gate electrode 400 from the active layer 100. The interlayer insulating layer 220 insulates the gate electrode 400 from the source/drain electrodes 310 and 320. Any appropriate insulating material may be used for making the interlayer insulating layer, including, but are not limited to, silicon oxide (SiOx), silicon nitride (SiNx), and silicon oxynitride (SiOxNy). Any appropriate insulating material may be used for making the gate insulating layer, including, but are not limited to, silicon oxide (SiO2), silicon nitride (SiNx), silicon oxynitride (SiOxNy), and aluminum oxide.
In some embodiments, the thin film transistor further includes a base substrate 500, e.g., a glass substrate. To prevent contamination of the active layer 100 by the base substrate 500, the thin film transistor optionally includes a buffer layer 600 between the base substrate 500 and the active layer 100. Materials suitable for making the buffer layer 600 include, but are not limited to, silicon oxide (SiOx), silicon nitride (SiNx), and silicon oxynitride (SiOxNy).
In some embodiments, the source via and the drain via are completely within the insulating layer. In some embodiments, the source via includes (e.g., consists of) a first source sub-via distal to the active layer and a second source sub-via proximal to the active layer, and the drain via includes (e.g., consists of) a first drain sub-via distal to the active layer and a second drain sub-via proximal to the active layer. Optionally, the first source sub-via and the first drain sub-via completely within the insulating layer. Optionally, the second source sub-via and the second drain sub-via are completely within the insulating layer. Optionally, the first source sub-via has a diameter larger than that of the second source sub-via, and the first drain sub-via has a diameter larger than that of the second drain sub-via. Optionally, the source via and the drain via are step vias, each having an upper portion and a lower portion. The upper portion is wider than the lower portion.
In some embodiments, the method further includes forming a source electrode within the source via and forming a drain electrode within the drain via. Optionally, the source electrode in contact with the active layer (e.g., through the second source sub-via). Optionally, the drain electrode in contact with the active layer (e.g., through the second drain sub-via). Optionally, the source electrode 310 and the drain electrode 320 are completely within the insulating layer 200. Optionally, the source electrode 310 includes (e.g., consists of) a first part within the first source sub-via and a second part within the second source sub-via, and the drain electrode 320 includes (e.g., consists of) a first part within the first drain sub-via and a second part within the second drain sub-via.
In some embodiments, the step of forming the insulating layer includes forming a gate insulating layer on a side of the active layer distal to the base substrate, and forming an interlayer insulating layer on a side of the gate insulating layer distal to the active layer. Optionally, the first source sub-via and the first drain sub-via is within the interlayer insulating layer. Optionally, the second source sub-via and the second drain sub-via span over the gate insulating layer and a portion of the interlayer insulating layer.
In some embodiments, the method further includes forming a gate electrode insulated from the active layer by the insulating layer. Optionally, the gate electrode is on a side of the gate insulating layer distal to the active layer, and on a side of the interlayer insulating layer proximal to the active layer.
In some embodiments, the step of forming the source electrode and forming the drain electrode includes depositing a source/drain electrode material on a side of the insulating layer distal to the active layer to form a source/drain electrode metal layer. The source/drain electrode material is deposited into the source via and the drain via. For example, the source/drain electrode metal layer extends through the first source sub-via and the second source sub-via and is in contact wife the active layer. Similarly, the source/drain electrode metal layer extends through the first drain sub-via and the second drain sub-via and is in contact with the active layer.
Subsequently, a photoresist layer is coated on a side of the source/drain electrode metal layer distal to the insulating layer. The photoresist layer can be made planar. In some embodiments, the method includes removing (e.g., by ashing) the photoresist layer other than a region above the source via and the drain via, exposing a portion of the source/drain electrode layer other than the portion corresponding to the source electrode and the drain electrode. The exposed portion of the source/drain electrode metal layer is then removed, e.g., by etching. The portion of the source/drain electrode metal layer corresponding to the source electrode and the drain electrode is covered by the photoresist layer and remains after the etching, thereby forming the source/drain electrode. Subsequently, the photoresist layer above the source/drain electrode is removed (e.g., by ashing).
Alternatively, in some embodiments, the method includes exposing the photoresist layer with a mask plate, developing the exposed photoresist layer to obtain a photoresist pattern having a first section corresponding to the source via and the drain via and a second section corresponding to remaining portion of the photoresist layer, and removing the photoresist layer in the second section. Once the photoresist layer in the second section is removed, the source/drain electrode metal layer is exposed and accessible for etching in the second section. Optionally, the method further includes etching the source/drain electrode metal layer in the second section. Optionally, the method further includes removing (e.g., by ashing) the photoresist layer in the first section.
Any appropriate etching method may he used for etching the source/drain electrode metal layer. Optionally, the etching method is a wet etching method in which an etching solution is used for removing the source/drain electrode metal in areas other than those corresponding to the source electrode and the drain electrode. Optionally, the etching method is a dry etching method. Optionally, when a dry etching method is used, the etching duration is controlled to ensure complete removal of source/drain electrode metal in areas other than those corresponding to the source electrode and the drain electrode, and at the same time maintaining the source/drain electrode metal layer in areas corresponding to the source electrode and the drain electrode.
Any appropriate ashing method may be used for ashing the photoresist layer. Optionally, a plasma is used in the ashing chamber.
When the source/drain electrode metal layer is deposited on the substrate having the source via and the drain via. The source/drain electrode metal material is deposited (e.g., fills or is sputtered) in the space inside the source via (e.g., the first source sub-via and the second source sub-via) and the drain via (e.g., the first drain sub-via and the second drain sub-via), and forms a layer of source/drain metal layer in the source via and the drain via. After forming the source/drain electrode metal layer, the substrate includes a recess in the area corresponding to the drain electrode and a recess in the area corresponding to the source electrode. Thus, the surface of the source/drain electrode metal layer A is not planar.
Subsequently, the photoresist layer is formed over the source/drain electrode metal layer. The surface of the photoresist layer can be made planar (e.g., using a scraping plate). The thickness of the photoresist layer is, however, not uniform. In areas corresponding to the source via and the drain via, the photoresist layer has a larger thickness as compared to the remaining area of the photoresist layer.
Subsequently, the fabricating method in some embodiments further includes removing (e.g., by ashing) the photoresist layer to expose a portion of the source/drain electrode metal layer other than a portion corresponding to the source electrode and the drain electrode. The exposed source/drain electrode metal layer is then etched. The source electrode and the drain electrode is formed without the need of an additional mask plate.
Based on the above, the present disclosure provides a method of fabricating a thin film transistor with fewer number of mask plates used in the process. The manufacturing costs can thus be reduced.
In some embodiments, the source via and the drain via are formed using a gray-tone mask plate or a half-tone mask plate. In some embodiments, the step of forming the source via and the drain via includes forming a photoresist layer on the insulating layer, exposing the photoresist layer with a gray-tone mask plate or a half-tone mask plate, and developing the exposed photoresist layer to obtain a pattern, i.e., a pattern having a first section corresponding to the source via and the drain via and a second section corresponding to remaining portion of the insulating layer. The first section includes a first zone corresponding to the second source sub-via and the second drain sub-via, and a second zone corresponding to remaining portions of the first section. Optionally, the method further includes removing the photoresist layer in the first zone, and removing a portion of the photoresist layer in second zone. Subsequently, the insulating layer within the first zone is removed and the insulating layer within the second zone is partially removed, e.g., by ashing. Alternatively, in some embodiments, the step of forming the source via and the drain via includes exposing the insulating layer with a gray-tone mask plate or a half-tone mask plate, and developing the exposed insulating layer so obtain a pattern, i.e., a pattern having a first section corresponding to the source via and the drain via and a second section corresponding to remaining portion of the insulating layer. The first section includes a first zone corresponding to the second source sub-via and the second drain sub-via, and a second zone corresponding to remaining portions of the first section. Optionally, the method further includes removing the insulating layer in the first zone thereby forming the second source sub-via and the second drain sub-via, and removing a portion of the insulating layer in the second zone thereby forming the first source sub-via and the first drain sub-via.
The gray-tone mask plate (or the half-tone mask plate) includes a transmissive section, a semi-light-shielding section, and a light-shielding section. When a positive photoresist is used, the transmissive section corresponds to the first zone, the semi-light-shielding section corresponds to the second zone, and the light-shielding section corresponds to the second section. When a negative photoresist is used, the light-shielding section corresponds to the first zone, the semi-light-shielding section corresponds to the second zone, and the transmissive section corresponds to the second section.
In some embodiments, the method further includes forming a buffer layer between the active layer and the base substrate prior to forming the active layer. Having a buffer layer can prevent contamination of the active layer by the base substrate. Materials suitable for making the buffer layer include, but are not limited to, silken oxide (SiOx), silicon nitride (SiNx), and silicon oxynitride (SiOxNy).
In some embodiments, the step of terming the active layer includes forming an amorphous silicon layer, annealing the amorphous silicon layer thereby forming a polycrystalline silicon layer, and patterning the polycrystalline silicon layer to form the active layer.
In some embodiments, the step of patterning the polycrystalline silicon layer includes coating a photoresist layer on the polycrystalline silicon layer, exposing the photoresist layer with a mask plate, developing the exposed photoresist layer to obtain a photoresist pattern corresponding to the active layer pattern; removing the photoresist layer outside the active layer region, etching the polycrystalline silicon layer in areas outside the active layer region thereby forming the active layer.
Based on the above, the present disclosure provides a method of fabricating a thin film transistor with fewer number of mask plates used in the process. The manufacturing costs can thus be reduced.
In another aspect, the present disclosure provides an array substrate having a thin film transistor described herein or manufactured by a method described herein. Because the present thin film transistor can be fabricated with a simpler fabrication process and a lower manufacturing costs, accordingly the present array substrate can be manufactured with a lower cost. The array substrate further includes other necessary components for image display. For example, the array substrate may be one for a light emitting diode display device, in which the array substrate includes a thin film transistor layer and a light emitting component layer. Optionally, the array substrate further includes a buffer layer between the base substrate and the active layer. Optionally, the array substrate further includes a source/drain line trench extending from a first source electrode in one thin film transistor to a second source electrode in a neighboring thin film transistor, the source/drain line trench is completely within insulating layer in an area corresponding to the source via. Optionally, the array substrate further includes a source/drain line in the source/drain line trench. Optionally, the source/drain line overlaps with a portion of the source electrode within the area corresponding to the source via (i.e., the source/drain line in the area corresponding to the source via is also completely within the insulating layer).
In another aspect, the present disclosure provides a display panel haying an array substrate described herein. The display panel can be any appropriate type of display panel, such as a liquid crystal display panel and a light emitting diode display panel. A liquid crystal display panel includes the present array substrate, a counter substrate opposite to the array substrate, and a liquid crystal layer between the array substrate and the counter substrate. A light emitting diode display panel includes the present array substrate, a counter substrate opposite to the array substrate, and a light emitting diode. Because the present array substrate can be fabricated with a lower manufacturing costs, accordingly the present display panel can be manufactured with a lower cost.
The foregoing description of the embodiments of the invention has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form or to exemplary embodiments disclosed. Accordingly, the foregoing description should be regarded as illustrative rather than restrictive. Obviously, many modifications and variations will be apparent to practitioners skilled in this art. The embodiments are chosen and described in order to best explain the principles of the invention and its best mode practical application, thereby to enable persons skilled in the art to understand the invention for various embodiments and with various modifications as are suited to the particular use or implementation contemplated. It is intended that the scope of the invention he defined by the claims appended hereto and their equivalents in which all terms are meant in their broadest reasonable sense unless otherwise indicated. Therefore, the term “the invention”, “the present invention” or the like does not necessarily limit the claim scope to a specific embodiment, and the reference to exemplary embodiments of the invention does not imply a limitation on the invention, and no such limitation is to be inferred. The invention is limited only by the spirit and scope of the appended claims. Moreover, these claims may refer to use “first”, “second”, etc. following with noun or element. Such terms should be understood as a nomenclature and should not be construed as giving the limitation on the number of the elements modified by such nomenclature unless specific number has been given. Any advantages and benefits described may not apply to all embodiments of the invention. It should be appreciated that variations may he made in the embodiments described by persons skilled in the art without departing from the scope of the present invention as defined by the following claims. Moreover, no element and component in the present disclosure is intended to be dedicated to the public regardless of whether the element or component is explicitly recited in the following claims.
| Number | Date | Country | Kind |
|---|---|---|---|
| 201510359405.9 | Jun 2015 | CN | national |
| Filing Document | Filing Date | Country | Kind |
|---|---|---|---|
| PCT/CN2016/074216 | 2/22/2016 | WO | 00 |
