Hu. S.M. “Stress related problems in silicon Technology,” J. Appl. Phys., 70 (6), Sep. 15, 1991, R53. |
Kuroi, T et al., “Stress analysis of shallow trench isolation for 256DRAM and beyond,” IEDM Tech. Dig. 1998. |
Saino, K., et al., “Control of trench sidewall stress in bias ECR-CVD oxide filed STI for enhanced DRAM data retention time,” IEDM Tech. Dig. 1998. |
Smeys, P, et al., “Influence of process-induced stress on device characteristics and its impact on scaled device performance,” IEEE Trans. on Elec. Dev., 46(6) Jun. 1999, 1245-1251. |
Scott, G. et al., “NMOS Drive Current Reduction Caused by Transistor Layout and Trench Isolation induced Stress”, IEDM Tech. Dig. 1999. |
Steegen, A., “Silicide induced pattern density and orentation dependent transconductance in MOS transistors,” IEDM Tech. Dig. 1999. |
Hamada, A., et al., A new aspect of mechanical stress effects in scaled MOS devices, IEEE Trans. on Elec. Dev., 38(4) Apr. 1991, 895-900. |
Sze, S., Semiconductor Sensors, ed. Wiley. N.Y. pp. 162-3, 1994. |
M.E. Law et al., “Continuum based modeling of silicon integrated circuit processing: An object oriented approach,” Computational Materials Science, 12, 1998, 289-308. |
Stiffler, S.R., “Oxide-induced substrate strain in advanced silicon integrated-circuit fabrication,” Appl. Phys. 68(1), Jul. 1, 1990, 351-355. |