1. Field
The present invention relates to alloy formation, and more particularly, to double-sided bonding using transient liquid phase (TLP) bonding in power electronics.
2. Description of the Related Art
Double-sided bonding of power devices and other electrical devices allows for power module structures having improved thermal and electrical performance by attaching components to both the top and bottom sides of an electronic device. For example, double-sided bonding allows for double-sided cooling or chip-on-chip designs. Solder, either lead or lead-free, is commonly used for double-sided bonding.
Since the same solder is used as the bonding material for both the top and bottom sides, the bonding materials of the top and bottom sides have the same process and melting temperatures. Therefore, the top and bottom sides can be simultaneously bonded in the same soldering process. Because multiple devices need to be aligned and bonded, simultaneous bonding requires a complex assembly process. For instance, when placing the power device and the top and bottom components in a fixture for soldering, the top component and the power device may obscure the view of the bottom component, which complicates checking the alignment. Solder reflow may further create misalignment. Alternatively, different solders may be used for the top and bottom sides, requiring different process and melting temperatures, but allowing for a sequential bonding process. One side of the device is soldered first, then checked for alignment, and subsequently the other side is soldered.
The present invention is generally directed to double-sided bonding via transient liquid phase (TLP) bonding in power electronics. In various implementations, a technology to improve bonding quality and fabrication reliability of bonding technologies for electronic devices is disclosed.
TLP enables fast and reliable fabrication of a substantially homogeneous bondline with reduced dependency of a thickness limitation. Stated another way, a substantially homogeneous bondline made of substantially a single alloy without a thickness limitation and excessive bonding time can be achieved using the techniques disclosed herein. A (more) suitable bondline providing better and targeted performance for power electronics may also be achieved. Because the resulting bond has a re-melting temperature (i.e., a sustainable temperature) significantly larger than its bonding temperature, TLP may be particularly useful for high temperature power electronic devices, such as electronic devices fabricated from silicon, SiC, GaN, etc. For example, TLP bonding is at least applicable to automotive (including hybrid, plug-in hybrid, and/or electrical vehicles), watercraft, aerospace, nuclear, and/or electronics industries. TLP bonding is highly adaptable and is at least applicable to wafer-to-wafer, die-to-wafer, die-to-substrate, or die-to-die bonding. Moreover, this system is compatible with conventional fabrication techniques and can be adapted for use in double-sided bonding.
The features and advantages of the implementations of the present invention will become more apparent from the detailed description set forth below when taken in conjunction with the drawings. Naturally, the drawings and their associated descriptions illustrate example arrangements within the scope of the claims and do not limit the scope of the claims. Reference numbers are reused throughout the drawings to indicate correspondence between referenced elements.
In the following detailed description, numerous specific details are set forth to provide an understanding of the present invention. It will be apparent, however, to one ordinarily skilled in the art that elements of the present invention may be practiced without some of these specific details. In other instances, well-known structures and techniques have not been shown in detail to avoid unnecessarily obscuring the present invention.
The present invention is generally directed to an improved bonding via transient liquid phase bonding in power electronics. Transient liquid phase (TLP) bonding produces joints that have microstructural and hence mechanical properties different to those properties of the base materials. TLP bonding differs from solder bonding in which diffusion occurs when a melting point depressant element from an interlayer moves into lattice and grain boundaries of the substrates at the bonding temperature. Solid state diffusional processes lead to a change of composition at the bond interface and one parent material has a low melting temperature, which melts and works as an interlayer, and another parent material with a high melting temperature. Thus, a thin layer of liquid spreads along the interface to form a joint at a lower temperature than the melting point of the parent material with the high melting temperature. A reduction in bonding temperature leads to solidification of the melt, and this phase can subsequently be diffused away into the parent materials by holding at bonding temperature.
Double-sided bonding can produce advanced power modules and other electronic devices. Double-sided bonding refers to a technique where components are attached to both the top and bottom sides of an electronic device.
Conventionally, a simultaneous bonding process with solder is used for double-sided bonding. The top-side bonding material 140 and the bottom-side bonding material 150 are the same solder. The solder is applied to both the top side 112 and the bottom side 114, and the top-side bonding objective 160 and the bottom-side bonding objective 170 are respectively placed on the top side 112 and the bottom side 114. The double-sided bonding structure 100 undergoes processing to activate the solder. However, both sides cannot be reliably soldered at the same time because of reflow and other misalignment issues and fine process control considerations.
Solder may be used in sequential bonding processes as well, though not as common as simultaneous bonding. The top-side bonding material 140 and the bottom-side bonding material 150 are solders having different melting temperatures. The device 110 is placed in a fixture (not shown) to bond a first side. Throughout this disclosure, the bottom side will be described as being bonded first. However, the top side may be bonded first instead such that either the bottom side or the top side may be the first side, and the opposite side being the second side. The bottom side 114 is soldered to the bottom-side bonding objective 170. The device 110 is inspected for alignment of the bottom-side bonding objective 170 before bonding the second side, because the top-side bonding objective 160 can obscure or prevent inspection of the alignment of the bottom side 114. The device 110 may be removed from the fixture for inspection before being placed back into the fixture to solder the top side 112. In this type of sequential bonding, the top-side bonding material 140 and the bottom-side bonding material 150 are different solders, because the pre-bonding on the bottom side (first side) would melt and be damaged during the bonding of the top side (second side).
TLP bonding can be applied to double-sided bonding, for example, by replacing the soldering process. As stated above, TLP bonding has a higher re-melting temperature than soldering. Unlike soldering, TLP further provides the option of simultaneous or sequential bonding. The bonding material and its thickness may be selected to suit the application. TLP further allows bonding to various types of materials, such as spacers made of different materials than the device.
TLP bonding may be effective for high power semiconductor devices because the re-melting temperature (i.e., sustainable temperature) is significantly larger than the bonding temperature or diffusion/solidification temperature. TLP may be useful in many electronic devices, especially for high temperature power electronic devices, such as those made of silicon, SiC, GaN, etc.
An overview of TLP is illustrated in
In some TLP materials, multiple A+B alloys may generate multiple compounds such as depicted in step 5 of
In general, a particular alloy of the multiple available alloys may be more suitable for power electronics applications, due to the high power usage and high temperature generation of the power electronics, such as a conductive bondline. For example, the Cu3Sn alloy has a higher electrical conductivity as compared to Cu6Sn5, even though both alloys are generated during the Cu—Sn TLP bonding process (Cu3Sn corresponds to alloy B+ and Cu6Sn5 corresponds to alloy A+). Thus, for power electronics, a target may be to utilize a process to create a homogeneous bondline made of the preferred material (e.g., Cu3Sn alloy instead of Cu6Sn5). The above disclosed needs are successfully met via the disclosed system and method 300. In addition, table 1 below illustrates a non-exhaustive list of additional bonding materials.
In various implementations, the method 300 may be utilized to achieve a homogeneous bondline made of a single alloy. For instance, a single alloy may be achieved based on attributes targeted to power electronics applications. One example alloy is Cu3Sn which is more suitable in power electronics compared to other alloys, such as Cu6Sn5. The method 300 may be configured to fabricate a thick bondline, which is advantageous in reducing bondline stress induced by high temperature. Also, aiding in mass production, the present system does not require long bonding time and is less depend on fabrication conditions. For instance, the bonding process of the method 300 is between about 30 minutes to about 2 hours. The method 300 provides excellent contact and good electrical and thermal conductivity to bonded devices, and therefore, improves device performance as well as bonding quality over prior techniques.
Multiple structures and fabrication options are proposed. Various materials may be used. Also, a pre-treatment of a material surface may be performed. This variety enables a flexible design and fabrication process and easy translation of this technology to many applications, such as double-sided bonding.
In
This sequential process is possible because the melting temperature of the new alloy is higher than the process temperature, thus allowing the bonding process to repeat without damaging the pre-bonded bondline. In
The present invention takes advantage of the higher re-melting temperature with respect to the process temperature to share the thermal budget from the second bonding to complete the first bonding. The concept of sharing the thermal budget is applicable to both the case when the same TLP material combination is used and the case when different TLP material combinations (or thicknesses) are used. In the various implementations discussed below, with respect to
In
During a time period 770, the temperature is reduced. Although the partially completed bottom-side bonding material 655 is not completely transformed, enough material has melted and diffused to create a bond. The device 610 may optionally be removed to check for alignment.
Next, the device 610 may be returned to the fixture to start the second bonding process. The temperature is again raised to the melting temperature 710 because the top-side bonding material 640 is the same as the bottom-side bonding material 650, i.e., the same processing temperatures may be used. The melting temperature 710 is maintained for a time period 750. During this time, the partially completed bottom-side bonding material 655 is not damaged, but rather continues its melting process.
Then, the temperature is raised to a diffusion/solidification temperature 730, referred to as the second solidification temperature 730. The second solidification temperature 730 is held for a time period 760, which is sufficient for the partially completed bottom-side bonding material 655 and the top-side bonding material 640 to completely transform. Because the time period 760 is not repeated (i.e., the time period 745 is less than the time period 760), the total processing time is greatly reduced.
Other TLP material combinations and variations, such as variations in thicknesses, may be utilized. A sequential double-sided bonding process 800 in
The first bonding process starts in
Although the sequential process reduces processing time, a simultaneous process may reduce even more processing time.
In
The temperature is raised to a second solidification temperature 1030, which is the diffusion/solidification temperature of the top-side bonding material 940. The second solidification temperature 1030 is maintained for a time period 1060, which is sufficient time to complete the first and second bonding processes, as seen in
Compared to
The advantages of the present invention include, but are not limited to, customizability to choose between a sequential or simultaneous bonding process, greatly reducing bonding time without the introduction of new materials, structure, or processes (particularly advantageous for mass production), less dependent on fabrication conditions and no requirement for long bonding times (also important for mass production), providing excellent contact and good electrical and thermal conductivity to bonded devices, which secures device performance as well as bonding quality, the option to use different materials or conduct pre-treatment of material surfaces, enabling flexible fabrication process design and applicable to many applications, and compatibility with conventional fabrication techniques.
Those of ordinary skill will appreciate that the various illustrative logical blocks and process steps described in connection with the examples disclosed herein may be implemented as electronic hardware, computer software, or combinations of both. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the overall system. Ordinarily skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the disclosed apparatus and methods.
The steps of a method or algorithm described in connection with the examples disclosed herein may be embodied directly in hardware, in a software module executed by a processor, or in a combination of the two. A software module may reside in RAM memory, flash memory, ROM memory, EPROM memory, EEPROM memory, registers, hard disk, a removable disk, a CD-ROM, or any other form of storage medium known in the art. An exemplary storage medium is coupled to the processor such that the processor can read information from, and write information to, the storage medium. In the alternative, the storage medium may be integral to the processor. The processor and the storage medium may reside in an Application Specific Integrated Circuit (ASIC).
The foregoing description of the disclosed example implementations is provided to enable any person of ordinary skill in the art to make or use the present invention. Various modifications to these examples will be readily apparent to those of ordinary skill in the art, and the principles disclosed herein may be applied to other examples without departing from the spirit or scope of the present invention. The described implementations are to be considered in all respects only as illustrative and not restrictive and the scope of the present invention is, therefore, indicated by the following claims rather than by the foregoing description. All changes which come within the meaning and range of equivalency of the claims are to be embraced within their scope.
This application claims the benefit and priority of U.S. Provisional Application No. 61/843,296, filed on Jul. 5, 2013, which is hereby incorporated by reference in its entirety. This application incorporates by reference the entire contents of U.S. patent application Ser. No. 13/448,632, filed on Apr. 17, 2012.
Number | Name | Date | Kind |
---|---|---|---|
4551904 | Berenz et al. | Nov 1985 | A |
5113145 | Ideler et al. | May 1992 | A |
5152695 | Grabbe et al. | Oct 1992 | A |
5166774 | Banerji et al. | Nov 1992 | A |
5225633 | Wigginton | Jul 1993 | A |
5234152 | Glaeser | Aug 1993 | A |
5280139 | Suppelsa et al. | Jan 1994 | A |
5289967 | Bampton et al. | Mar 1994 | A |
5372298 | Glaeser | Dec 1994 | A |
5381944 | Makowiecki et al. | Jan 1995 | A |
5402926 | Takeuchi et al. | Apr 1995 | A |
5416429 | McQuade et al. | May 1995 | A |
5432998 | Galasco et al. | Jul 1995 | A |
5542602 | Gaynes et al. | Aug 1996 | A |
5613861 | Smith et al. | Mar 1997 | A |
5821827 | Mohwinkel et al. | Oct 1998 | A |
5830289 | El-Soudani | Nov 1998 | A |
5836075 | Fitzgerald et al. | Nov 1998 | A |
5847572 | Iwasaki et al. | Dec 1998 | A |
5910341 | Fey et al. | Jun 1999 | A |
5935430 | Craig | Aug 1999 | A |
5997708 | Craig | Dec 1999 | A |
6098871 | Cairo et al. | Aug 2000 | A |
6199751 | Gaynes et al. | Mar 2001 | B1 |
6257481 | Shirzadi-Ghoshouni et al. | Jul 2001 | B1 |
6303992 | Van Pham et al. | Oct 2001 | B1 |
6330164 | Khandros et al. | Dec 2001 | B1 |
6444921 | Wang et al. | Sep 2002 | B1 |
6529022 | Pierce | Mar 2003 | B2 |
6602053 | Subramanian et al. | Aug 2003 | B2 |
6624484 | Christensen | Sep 2003 | B2 |
6669489 | Dozier et al. | Dec 2003 | B1 |
6772501 | Barker et al. | Aug 2004 | B2 |
6790684 | Ahn et al. | Sep 2004 | B2 |
6836011 | Azuma | Dec 2004 | B2 |
6845901 | Koopmans | Jan 2005 | B2 |
6864588 | Hung | Mar 2005 | B2 |
6937037 | Eldridge et al. | Aug 2005 | B2 |
6958531 | Ucok et al. | Oct 2005 | B2 |
6975518 | Frutschy et al. | Dec 2005 | B2 |
6992520 | Herbert | Jan 2006 | B1 |
7002249 | Duffy et al. | Feb 2006 | B2 |
7049693 | Canella | May 2006 | B2 |
7120999 | Canella | Oct 2006 | B2 |
7165712 | Abdo et al. | Jan 2007 | B2 |
7245137 | Eldridge et al. | Jul 2007 | B2 |
7259625 | Sanderson | Aug 2007 | B2 |
7279788 | Canella | Oct 2007 | B2 |
7297989 | Otani et al. | Nov 2007 | B2 |
7301358 | Jovanovic et al. | Nov 2007 | B2 |
7335931 | Alm | Feb 2008 | B2 |
7396236 | Eldridge et al. | Jul 2008 | B2 |
7398912 | Shinkai et al. | Jul 2008 | B2 |
7451907 | Sigler et al. | Nov 2008 | B2 |
7495877 | Havanur | Feb 2009 | B2 |
7511521 | Richmond, II et al. | Mar 2009 | B2 |
7527090 | Dani et al. | May 2009 | B2 |
7541681 | Otremba | Jun 2009 | B2 |
7579848 | Bottoms et al. | Aug 2009 | B2 |
7583101 | Miller | Sep 2009 | B2 |
7612456 | Fujii et al. | Nov 2009 | B2 |
7628309 | Eriksen et al. | Dec 2009 | B1 |
7659614 | Mehrotra | Feb 2010 | B2 |
7867563 | Arase et al. | Jan 2011 | B2 |
8076696 | Beaupre et al. | Dec 2011 | B2 |
8168490 | Hebert | May 2012 | B2 |
8240545 | Wang et al. | Aug 2012 | B1 |
8348139 | Liu et al. | Jan 2013 | B2 |
8513806 | Otsuka et al. | Aug 2013 | B2 |
8803001 | Yoon et al. | Aug 2014 | B2 |
8814030 | Yoon | Aug 2014 | B2 |
20020092895 | Blackshear et al. | Jul 2002 | A1 |
20020110008 | Miyazaki et al. | Aug 2002 | A1 |
20020148880 | Brink | Oct 2002 | A1 |
20030099097 | Mok et al. | May 2003 | A1 |
20030127495 | Curcio et al. | Jul 2003 | A1 |
20030173499 | Cole et al. | Sep 2003 | A1 |
20040058470 | Canella | Mar 2004 | A1 |
20040072456 | Dozier et al. | Apr 2004 | A1 |
20040183207 | Jeung et al. | Sep 2004 | A1 |
20040262742 | DiStefano et al. | Dec 2004 | A1 |
20050011937 | Brink | Jan 2005 | A1 |
20050026351 | Farrar | Feb 2005 | A1 |
20050035347 | Khandros et al. | Feb 2005 | A1 |
20050257877 | Stark | Nov 2005 | A1 |
20060071056 | Das | Apr 2006 | A1 |
20060283921 | Ciona et al. | Dec 2006 | A1 |
20070075422 | Fujii et al. | Apr 2007 | A1 |
20070144841 | Chong et al. | Jun 2007 | A1 |
20070152026 | Suh et al. | Jul 2007 | A1 |
20070259539 | Brown et al. | Nov 2007 | A1 |
20070269997 | Eldridge et al. | Nov 2007 | A1 |
20080003777 | Slater et al. | Jan 2008 | A1 |
20080061808 | Mok et al. | Mar 2008 | A1 |
20080073665 | Slater et al. | Mar 2008 | A1 |
20080090429 | Mok et al. | Apr 2008 | A1 |
20080156475 | Suh | Jul 2008 | A1 |
20080157799 | Gritters et al. | Jul 2008 | A1 |
20080185713 | Dani et al. | Aug 2008 | A1 |
20080210971 | Donofrio et al. | Sep 2008 | A1 |
20080213612 | Starikov et al. | Sep 2008 | A1 |
20080253098 | Liu | Oct 2008 | A1 |
20090004500 | Suh et al. | Jan 2009 | A1 |
20090085191 | Najafi et al. | Apr 2009 | A1 |
20090142707 | Eldridge et al. | Jun 2009 | A1 |
20090153165 | Chong et al. | Jun 2009 | A1 |
20090242121 | Suh | Oct 2009 | A1 |
20100072555 | Meng et al. | Mar 2010 | A1 |
20100183896 | Liu et al. | Jul 2010 | A1 |
20110009979 | Shaw et al. | Jan 2011 | A1 |
20110064363 | Steijer et al. | Mar 2011 | A1 |
20110163445 | Chakrapani et al. | Jul 2011 | A1 |
20110180777 | Afzali-Ardakani et al. | Jul 2011 | A1 |
20110240717 | Song et al. | Oct 2011 | A1 |
20120112201 | Otsuka et al. | May 2012 | A1 |
20130001782 | Otsuka et al. | Jan 2013 | A1 |
20130092948 | Otsuka | Apr 2013 | A1 |
20130201631 | Parker et al. | Aug 2013 | A1 |
20130270326 | Yoon et al. | Oct 2013 | A1 |
20130335921 | Nagatomo et al. | Dec 2013 | A1 |
20140002952 | McConnell et al. | Jan 2014 | A1 |
20140177132 | McConnell et al. | Jun 2014 | A1 |
20140193658 | Ross et al. | Jul 2014 | A1 |
Number | Date | Country |
---|---|---|
2513914 | Apr 2006 | CA |
102009050426 | Mar 2011 | DE |
2004165186 | Jun 2004 | JP |
2007189154 | Jul 2007 | JP |
2007287927 | Nov 2007 | JP |
2010134082 | Jun 2010 | JP |
Entry |
---|
Bontemps et al.; “Low Profile Power Module Combined with State of the Art MOSFET Switches and SiC Diodes Allows High Frequency and Very Compact Three-Phase Sinusoidal Input Rectifiers” Proc. of the Conf. for Power Electronics, Intellectual Motion and Power Quality; 6 pages; 2007. |
Bosco et al.; “Critical Interlayer Thickness for Transient Liquid Phase Bonding in the Cu-Sn System”; Acta Materialia 52; pp. 2965-2972; 2004. |
Chen et al.; “Effect of Bonding Pressure on Transient Liquid Phase Bonding Joint Microstructure and Properties of T91/12Cr2MoWVTiB”; Advanced Materials Research; vols. 97-101; pp. 107-110; 2010. |
Dodge; “Eliminating Parasitic Oscillation Between Parallel MOSFETs”; application Note APT-0402 Rev A; 6 pages, Mar. 25, 2004. |
Farruggia et al.; “Hybrid Modules as an Alternative to Paralleled Discrete Devices”; International Symposium on Microelectornics; vol. 4587; 399-404, Oct. 9, 2001. |
Frederikse et al.; “Thermal and Electrical Properties of Copper-tin and Nickel-tin Intermetallics”; AIP Journal of Applied Physics; vol. 72, No. 1, pp. 2879-2882; Oct. 1, 1992. |
Grossi; “Self Assembly of Die to Wafer Using Direct Bonding Methods and Capillary Techniques,” 207, 2010. |
Guth et al.; “New Assembly and Interconnects Beyond Sintering Methods”; PCIM 2010; pp. 232-237; May 4-6, 2010. |
Hikasa, K.; “Development of Flexible Bumped Tape Interposer”; Furukawa Review; No. 24; pp. 59-64; 2003. |
Hille et al.: “Failure Mechanism and Improvement Potential of IGBT's Short Circuit Operation”; Proceedings of the 22nd International Symposium on Power Semiconductor Devices & ICs Hiroshima; pp. 33-36; 2010. |
Kang et al.; “Isothermal Solidification of Cu/Sn Diffusion Couples to Form thin-Solder Joints”; Journal of Electronic Materials; vol. 31, No. 11; 2002. |
MacDonald et al.; “Transient Liquid Phase Bonding Processes”; The Minerals, Metals & Materials Society; pp. 93-100; 1992. |
Mustain, et al.; “Transient Liquid Phase Die Attach for High-Temperature Silicon Carbide Power Devices”; IEEE Transactions on Components and Packaging Technologies; V. 33, No. 3; pp. 563-570; Sep. 2010. |
Rowden, et al.; “High Temperature SiC Power Module Packaging”; Proceedings of the ASME 2009 International Mechanical Engineering Congress & Exposition IMECE2009 Nov. 13-19. |
Welch, III et al.; “Transfer of Metal MEMS Packages Using a Wafer-Level Solder Transfer Technique”; IEEE Transactions on Advanced Packaging; V. 28, No. 4; pp. 643-649; Nov. 2005. |
Zheng et al.; “Partial Transient Liquid-Phase Bonding of Si3N4 with Ti/Cu/Ni Multi-Interlayers”; pp. 2026-2028; 1997. |
Number | Date | Country | |
---|---|---|---|
20150008253 A1 | Jan 2015 | US |
Number | Date | Country | |
---|---|---|---|
61843296 | Jul 2013 | US |