Stan et al., Bus-Invert Coding for Low-Poser I/O, IEEE Transactions on VLSI Systems, vol. 3, No. 1, Mar. 1995, pp. 49-58.* |
Nakamura et al. A 500-MHz 4-Mb CMOS Pipeline-Burst Cache SRAM with Point-to-Point Noise Reduction Coding I/O, IEEE Journal of Solid-State Circuits, vol. 32 No. 11, Nov. 1997, pp. 1758-1765.* |
Benini et al. in the article Architectures and Synthesis Algorithms for Power-Efficient Bus Interfaces, IEEE Transactions on Computer Aided of Integrated Circuits and Systems, vol. 19, No. 9, Sep. 2000, pp. 969-980.* |
Ramprasad et al. A Coding Framework for Low-Power Address and Data Busses, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 7 No. 2, Jun. 1999, pp. 212-221.* |
T. Gabara, “Digitally Adjustable Resistors in CMOS for High-Performance Applications,”IEEE Journal of Solid-State Circuits, vol. 27, No. 8, Aug. 8, 1992, pp. 1176-1185. |
R. Farad-Rad, “A. 0.4-um CMOS 10-Gb/s 4-PAM Pre-Emphasis Serial Link Transmitter,” IEEE Journal of Solid-State Circuits, vol. 34, No. 5, May 1999, pp. 580-585. |
C. Smythe, “ISO 8802/5 token ring local-area networks,” Electronics and Communication Engineering Journal, Aug. 1999, pp. 195-207. |
T. Starr, “Understanding digital Subscriber Line Technology,” Chapter 7, pp. 202-205, Prentice Hall PTR, Upper Saddle River, NJ, 1999. |