Vertical pillar structured photovoltaic devices with mirrors and optical claddings

Abstract
A photovoltaic device operable to convert light to electricity, comprising a substrate, a plurality of structures essentially perpendicular to the substrate, one or more recesses between the structures, each recess having a planar mirror on a bottom wall thereof. The structures have p-n or p-i-n junctions for converting light into electricity. The planar mirrors function as an electrode and can reflect light incident thereon back to the structures to be converted into electricity.
Description
CROSS-REFERENCE TO RELATED APPLICATIONS

This application is related to the disclosures of U.S. patent application Ser. No. 12/204,686, filed Sep. 4, 2008 (now U.S. Pat. No. 7,646,943, issued Jan. 12, 2010), Ser. No. 12/648,942, filed Dec. 29, 2009 (now U.S. Pat. No. 8,229,255, issued Jul. 24, 2012), Ser. No. 13/556,041, filed Jul. 23, 2012, Ser. No. 15/057,153, filed Mar. 1, 2016, Ser. No. 12/270,233, filed Nov. 13, 2008 (now U.S. Pat. No. 8,274,039, issued Sep. 25, 2012), Ser. No. 13/925,429, filed Jun. 24, 2013 (now U.S. Pat. No. 9,304,035, issued Apr. 5, 2016), Ser. No. 15/090,155, filed Apr. 4, 2016, Ser. No. 13/570,027, filed Aug. 8, 2012 (now U.S. Pat. No. 8,471,190, issued Jun. 25, 2013), Ser. No. 12/472,264, filed May 26, 2009 (now U.S. Pat. No. 8,269,985, issued Sep. 18, 2012), Ser. No. 13/621,607, filed Sep. 17, 2012 (now U.S. Pat. No. 8,514,411, issued Aug. 20, 2013), Ser. No. 13/971,523, filed Aug. 20, 2013 (now U.S. Pat. No. 8,810,808, issued Aug. 19, 2014), Ser. No. 14/459,398 filed Aug. 14, 2014, Ser. No. 12/472,271, filed May 26, 2009 (now abandoned), Ser. No. 12/478,598, filed Jun. 4, 2009 (now U.S. Pat. No. 8,546,742, issued Oct. 1, 2013), Ser. No. 14/021,672, filed Sep. 9, 2013 (now U.S. Pat. No. 9,177,985, issued Nov. 3, 2015), Ser. No. 12/573,582, filed Oct. 5, 2009 (now U.S. Pat. No. 8,791,470, issued Jul. 29, 2014), Ser. No. 14/274,448, filed May 9, 2014, Ser. No. 12/575,221, filed Oct. 7, 2009 (now U.S. Pat. No. 8,384,007, issued Feb. 26, 2013), Ser. No. 12/633,323, filed Dec. 8, 2009 (now U.S. Pat. No. 8,735,797, issued May 27, 2014), Ser. No. 14/068,864, filed Oct. 31, 2013 (now U.S. Pat. No. 9,263,613, issued Feb. 16, 2016), Ser. No. 14/281,108, filed May 19, 2014 (now U.S. Pat. No. 9,123,841, issued Sep. 1, 2015), Ser. No. 13/494,661, filed Jun. 12, 2012 (now U.S. Pat. No. 8,754,359, issued Jun. 17, 2014), Ser. No. 12/633,318, filed Dec. 8, 2009 (now U.S. Pat. No. 8,519,379, issued Aug. 27, 2013), Ser. No. 13/975,553, filed Aug. 26, 2013 (now U.S. Pat. No. 8,710,488, issued Apr. 29, 2014), Ser. No. 12/633,313, filed Dec. 8, 2009, Ser. No. 12/633,305, filed Dec. 8, 2009 (now U.S. Pat. No. 8,299,472, issued Oct. 30, 2012), Ser. No. 13/543,556, filed Jul. 6, 2012 (now U.S. Pat. No. 8,766,272, issued Jul. 1, 2014), Ser. No. 14/293,164, filed Jun. 2, 2014, Ser. No. 12/621,497, filed Nov. 19, 2009 (now abandoned), Ser. No. 12/633,297, filed Dec. 8, 2009 (now U.S. Pat. No. 8,889,455, issued Nov. 18, 2014), Ser. No. 14/501,983 filed Sep. 30, 2014, Ser. No. 12/982,269, filed Dec. 30, 2010 (now U.S. Pat. No. 9,299,866, issued Mar. 29, 2016), Ser. No. 15/082,514, filed Mar. 28, 2016, Ser. No. 12/966,573, filed Dec. 13, 2010 (now U.S. Pat. No. 8,866,065, issued Oct. 21, 2014), Ser. No. 14/503,598, filed Oct. 1, 2014 (now U.S. Pat. No. 9,410,843, issued Aug. 9, 2016), Ser. No. 12/967,880, filed Dec. 14, 2010 (now U.S. Pat. No. 8,748,799, issued Jun. 10, 2014), Ser. No. 14/291,888, filed May 30, 2014, 61/357,429 filed Jun. 22, 2010, Ser. No. 12/966,514, filed Dec. 13, 2010 (now U.S. Pat. No. 9,406,709, issued Aug. 2, 2016), Ser. No. 12/974,499, filed Dec. 21, 2010 (now U.S. Pat. No. 8,507,840, issued Aug. 13, 2013), Ser. No. 12/966,535, filed Dec. 13, 2010 (now U.S. Pat. No. 8,890,271, issued Nov. 18, 2014) Ser. No. 12/910,664, filed Oct. 22, 2010 (now U.S. Pat. No. 9,000,353, issued Apr. 17, 2015), Ser. No. 14/632,739, filed Feb. 26, 2015, Ser. No. 12/945,492, filed Nov. 12, 2010, Ser. No. 13/047,392, filed Mar. 14, 2011 (now U.S. Pat. No. 8,835,831, issued Sep. 16, 2014), Ser. No. 14/450,812, filed Aug. 4, 2014, Ser. No. 13/048,635, filed Mar. 15, 2011 (now U.S. Pat. No. 8,835,905, issued Sep. 16, 2014), Ser. No. 14/487,375, filed Sep. 16, 2014 (now U.S. Pat. No. 9,054,008, issued Jun. 9, 2015), Ser. No. 14/705,380, filed May 6, 2015 (now U.S. Pat. No. 9,337,220, issued May 10, 2016), Ser. No. 15/149,252, filed May 9,2016, Ser. No. 13/106,851, filed May 12, 2011 (now U.S. Pat. No. 9,082,673, issued Jul. 14, 2015) Ser. No. 14/704,143, filed May 5, 2015, Ser. No. 13/288,131, filed Nov. 3, 2011, Ser. No. 14/334,848, filed Jul. 18, 2014, Ser. No. 14/032,166, filed Sep. 19, 2013, Ser. No. 13/543,307, filed Jul. 6, 2012, Ser. No. 13/963,847, filed Aug. 9, 2013 (now U.S. Pat. No. 9,343,490, issued May 17, 2016), Ser. No. 15/093,928, filed Apr. 8, 2016, Ser. No. 13/693,207, filed Dec. 4, 2012, 61/869,727, filed Aug. 25, 2013, Ser. No. 14/322,503, filed Jul. 2, 2014, Ser. No. 14/311,954, filed Jun. 23, 2014, Ser. No. 14/563,781, filed Dec. 8, 2014, 61/968,816, filed Mar. 21, 2014, Ser. No. 14/516,402, filed Oct. 16, 2014, Ser. No. 14/516,162, filed Oct. 16, 2014, 62/161,485, filed May 14, 2015 and 62/307,018, filed Mar. 11, 2016 are each hereby incorporated by reference in their entirety.


BACKGROUND OF THE INVENTION

A photovoltaic device, also called a solar cell is a solid state device that converts the energy of sunlight directly into electricity by the photovoltaic effect. Assemblies of cells are used to make solar modules, also known as solar panels. The energy generated from these solar modules, referred to as solar power, is an example of solar energy.


The photovoltaic effect is the creation of a voltage (or a corresponding electric current) in a material upon exposure to light. Though the photovoltaic effect is directly related to the photoelectric effect, the two processes are different and should be distinguished. In the photoelectric effect, electrons are ejected from a material's surface upon exposure to radiation of sufficient energy. The photovoltaic effect is different in that the generated electrons are transferred between different bands (i.e. from the valence to conduction bands) within the material, resulting in the buildup of a voltage between two electrodes.


Photovoltaics is a method for generating electric power by using solar cells to convert energy from the sun into electricity. The photovoltaic effect refers to photons of light—packets of solar energy—knocking electrons into a higher state of energy to create electricity. At higher state of energy, the electron is able to escape from its normal position associated with a single atom in the semiconductor to become part of the current in an electrical circuit. These photons contain different amounts of energy that correspond to the different wavelengths of the solar spectrum. When photons strike a PV cell, they may be reflected or absorbed, or they may pass right through. The absorbed photons can generate electricity. The term photovoltaic denotes the unbiased operating mode of a photodiode in which current through the device is entirely due to the light energy. Virtually all photovoltaic devices are some type of photodiode.


A conventional solar cell often has opaque electrodes on a surface that receives light. Any light incident on such opaque electrodes is either reflected away from the solar cell or absorbed by the opaque electrodes, and thus does not contribute to generation of electricity. Therefore, a photovoltaic device that does not have this drawback is desired.


BRIEF SUMMARY OF THE INVENTION

Described herein is a photovoltaic device operable to convert light to electricity, comprising a substrate, a plurality of structures essentially perpendicular to the substrate, one or more recesses between the structures, each recess having a sidewall and a bottom wall, and a planar reflective layer disposed on the bottom wall of each recess, wherein the structures are a single crystalline semiconductor material and wherein the sidewall of each recess is free of the planar reflective layer. Unlike a conventional solar cell, light incident on the planar reflective layer is not wasted but reflected to the structures to be absorbed and converted to electricity. This photovoltaic device can also be used as a photo detector.





BRIEF DESCRIPTION OF THE DRAWINGS


FIG. 1A is a schematic cross sectional view of a photovoltaic device according to an embodiment.



FIG. 1B is a process of manufacturing the photovoltaic device of FIG. 1A, according to an embodiment.



FIG. 2A is a schematic cross sectional view of a photovoltaic device according to an embodiment.



FIG. 2B is a process of manufacturing the photovoltaic device of FIG. 2A, according to an embodiment.



FIG. 3A is a schematic cross sectional view of a photovoltaic device according to an embodiment.



FIG. 3B is a process of manufacturing the photovoltaic device of FIG. 3A, according to an embodiment.



FIG. 4A shows a method of print coating a resist layer, according to an embodiment.



FIG. 4B shows a method of print coating a resist layer, according to another embodiment.



FIG. 5 shows a schematic of light concentration in the structures of the photovoltaic device.



FIG. 6 shows an exemplary top cross sectional view of the photovoltaic device.



FIG. 7 shows an exemplary perspective view of the photovoltaic device.



FIGS. 8A-8C shows schematics of drawing electrical current from the photovoltaic devices of FIG. 1A, FIG. 2A and FIG. 3A, respectively.



FIG. 9 shows an alternative stripe-shaped structures of the photovoltaic device.



FIG. 10 shows an alternative mesh-shaped structures of the photovoltaic device.



FIG. 11 shows the effect with and without a cladding layer on the absorptance spectrum of an exemplary photovoltaic device having pillars with radius of 125 nm, pitch of 800 nm and height of 5 microns, and the cladding layer has a thickness of 175 nm.





DETAILED DESCRIPTION OF THE INVENTION

Described herein is a photovoltaic device operable to convert light to electricity, comprising a substrate, a plurality of structures essentially perpendicular to the substrate, one or more recesses between the structures, each recess having a sidewall and a bottom wall, and a planar reflective layer disposed on the bottom wall of each recess, wherein the structures comprise a single crystalline semiconductor material and wherein the sidewall of each recess is free of the planar reflective layer. The term “photovoltaic device” as used herein means a device that can generate electrical power by converting light such as solar radiation into electricity. That the structures are single crystalline as used herein means that the crystal lattice of the entire structures is continuous and unbroken throughout the entire structures, with no grain boundaries therein. An electrically conductive material can be a material with essentially zero band gap. The electrical conductivity of an electrically conductive material is generally above 103S/cm. A semiconductor can be a material with a finite band gap upto about 3 eV and general has an electrical conductivity in the range of 103 to 10−8 S/cm. An electrically insulating material can be a material with a band gap greater than about 3 eV and generally has an electrical conductivity below 10−8 S/cm. The term “structures essentially perpendicular to the substrate” as used herein means that angles between the structures and the substrate are from 85° to 90°. The term “recess” as used herein means a hollow space in the substrate and is open to a space outside the substrate.


According to an embodiment, the single crystalline semiconductor material is selected from a group consisting of silicon, germanium, group III-V compound materials, group II-VI compound materials, and quaternary materials. A group III-V compound material as used herein means a compound consisting of a group III element and a group V element. A group III element can be B, Al, Ga, In, Tl, Sc, Y, the lanthanide series of elements and the actinide series of elements. A group V element can be V, Nb, Ta, Db, N, P, As, Sb and Bi. A group II-VI compound material as used herein means a compound consisting of a group II element and a group VI element. A group II element can be Be, Mg, Ca, Sr, Ba and Ra. A group VI element can be Cr, Mo, W, Sg, O, S, Se, Te, and Po. A quaternary material is a compound consisting of four elements.


According to an embodiment, the structures are cylinders or prisms with a cross-section selected from a group consisting of elliptical, circular, rectangular, and polygonal cross-sections, strips, or a mesh. The term “mesh” as used herein means a web-like pattern or construction.


According to an embodiment, the structures are pillars with diameters from 50 nm to 5000 nm, heights from 1000 nm to 20000 nm, a center-to-center distance between two closest pillars of 300 nm to 15000 nm.


According to an embodiment, the structures have an overhanging portion along an entire contour of a top surface of the structures. The term “overhanging portion” as used herein means a portion of the structures that project over the sidewall of the recesses. The term “contour of a top surface of the structures” as used herein means the edge of the top surface of the structures. The top surface of the structures can be broken by the recesses. An edge of the top surface is the boundary on the top surface between the structures and the recesses.


According to an embodiment, each recess has a rounded or beveled inner edge between the sidewall and the bottom wall thereof.


According to an embodiment, the planar reflective layer is a material selected from a group consisting of ZnO, Al, Au, Ag, Pd, Cr, Cu, Ti, and a combination thereof; the planar reflective layer is an electrically conductive material; the planar reflective layer is a metal; the planar reflective layer has a reflectance (i.e., the fraction of incident electromagnetic power that is reflected) of at least 50% for visible light (i.e., light have a wavelength from 390 to 750 nm) of any wavelength; the planar reflective layer has a thickness of at least 5 nm; the planar reflective layers in all the recesses are connected; the planar reflective layer is functional to reflect light incident thereon to the structures so that the light is absorbed by the structures; and/or the planar reflective layer is functional as an electrode of the photovoltaic device. The term “electrode” as used herein means a conductor used to establish electrical contact with the photovoltaic device.


According to an embodiment, the substrate has a flat surface opposite the structures.


According to an embodiment, the flat surface has a doped layer and optionally a metal layer metal layer disposed on and forming an Ohmic contact with the doped layer. An Ohmic contact is a region a current-voltage (I-V) curve across which is linear and symmetric.


According to an embodiment, total area of the planar reflective layer is at least 40% of a surface area of the flat surface.


According to an embodiment, the substrate has a thickness of at least 50 microns.


According to an embodiment, the structures are pillars arranged in an array; each structure is about 5 microns in height; a pitch of the structures is from 300 nm to 15 microns.


According to an embodiment, the photovoltaic device further comprises a passivation layer, a continuous cladding layer and optionally a coupling layer, wherein: the passivation layer is disposed on the sidewall, and on the bottom wall under the planar reflective layer; a top surface of the structures is free of the passivation layer; and the passivation layer is effective to passivate the sidewall and the bottom wall; the continuous cladding layer is disposed over an entire exposed portion of the passivation layer and the planar reflective layer, and the top surface of the structures; the coupling layer is disposed on the cladding layer and only above the top surface; and/or each of the structures has a top portion and a bottom portion having dissimilar conduction types. The terms “passivation” and “passivate” as used herein means a process of eliminating dangling bonds (i.e., unsatisfied valence on immobilized atoms). The term “cladding layer” as used herein means a layer of substance surrounding the structures. The term “continuous” as used herein means having no gaps, holes, or breaks. The term “coupling layer” as used herein means a layer effective to guide light into the structures.


According to an embodiment further of the embodiment, the structures have one of the following doping profiles: (i) the bottom portion is intrinsic and the top portion is p type; (ii) the bottom portion is n type and the top portion is p type; (iii) the bottom portion is intrinsic and the top portion is n type; (iv) the bottom portion is p type and the top portion is n type.


According to an embodiment further of the embodiment, the top portion has a height of 1 micron to 20 micron; the passivation layer has a thickness from 1 nm to 100 nm; the passivation layer is an electrically insulating material selected from a group consisting of HfO2, SiO2, Si3N4, Al2O3, an organic molecule monolayer; the cladding layer is substantially transparent to visible light with a transmittance of at least 50%; the cladding layer is made of an electrically conductive material; the cladding layer is a transparent conductive oxide; the cladding layer is a material selected from a group consisting of indium tin oxide, aluminum doped zinc oxide, zinc indium oxide, and zinc tin oxide; the cladding layer has a thickness from 50 nm to 5000 nm; the cladding layer forms an Ohmic contact with the top portion; the cladding layer forms an Ohmic contact with the planar reflective layer; the cladding layer is functional as an electrode of the photovoltaic device; the doped layer has an opposite conduction type from the top portion; the doped layer is electrically connected to the bottom portion; the doped layer, the bottom portion and the top portion form a p-n or p-i-n junction; the cladding layer has a thickness of about 175 nm; the coupling layer is the same material as the cladding layer or different material from the cladding layer; and/or a refractive index of the structures n1, a refractive index of the cladding layer n2, a refractive index of the coupling layer n3, a refractive index of a space between the structures n4, satisfy relations of n1>n2>n4 and n1>n3>n4.


According to an embodiment, the photovoltaic device further comprises a junction layer, a continuous cladding layer and optionally a coupling layer, wherein: the junction layer is a doped semiconductor; the junction layer is disposed on the sidewall, on the bottom wall under the planar reflective layer, and on a top surface of the structures; and the junction layer is effective to passivate the sidewall and the bottom wall; the continuous cladding layer is disposed over an entire exposed portion of the junction layer, the planar reflective layer and the top surface; and/or the coupling layer is disposed on the cladding layer and only above the top surface.


According to an embodiment further of the embodiment, the structures are a doped semiconductor and the structures and the junction layer have opposite conduction types; or the structures are an intrinsic semiconductor. An intrinsic semiconductor, also called an undoped semiconductor or i-type semiconductor, is a substantially pure semiconductor without any significant dopant species present. The number of charge carriers is therefore determined by the properties of the material itself instead of the amount of impurities. In intrinsic semiconductors the number of excited electrons and the number of holes are substantially equal. External electric field is not substantially screened in an intrinsic semiconductor because the intrinsic semiconductor does not have mobile electrons or holes supplied by dopants. It is thus more efficient to remove and/or collect electrons and/or holes generated in an intrinsic semiconductor by photons


According to an embodiment further of the embodiment, the junction layer has a thickness from 5 nm to 100 nm; the cladding layer is substantially transparent to visible light with a transmittance of at least 50%; the cladding layer is made of an electrically conductive material; the cladding layer is a transparent conductive oxide; the cladding layer is a material selected from a group consisting of indium tin oxide, aluminum doped zinc oxide, zinc indium oxide, and zinc tin oxide; the cladding layer has a thickness from 50 nm to 5000 nm; the cladding layer forms an Ohmic contact with the top portion; the cladding layer forms an Ohmic contact with the planar reflective layer; the cladding layer is functional as an electrode of the photovoltaic device; the doped layer has an opposite conduction type from the junction layer; the doped layer is electrically connected to each of the structures; the doped layer, the structures and the junction layer form a p-n or p-i-n junction; the cladding layer has a thickness of about 175 nm; the coupling layer is the same material as the cladding layer or different material from the cladding layer; and/or a refractive index of the structures n1, a refractive index of the cladding layer n2, a refractive index of the coupling layer n3, a refractive index of a space between the structures n4, satisfy relations of n1>n2>n4 and n1>n3>n4.


According to an embodiment, the photovoltaic device further comprises a junction layer, a continuous cladding layer and optionally a coupling layer, wherein: the junction layer is a doped semiconductor; the junction layer is disposed on the sidewall, on the bottom wall under the planar reflective layer, and on a top surface of the structures; and the junction layer is effective to passivate the sidewall and the bottom wall; the continuous cladding layer is disposed over an entire exposed portion of the junction layer, the planar reflective layer and the top surface; the coupling layer is disposed on the cladding layer and only above the top surface; and/or; each of the structures has a top portion and a bottom portion having dissimilar conduction types.


According to an embodiment further of the embodiment, the top portion and the junction layer have the same conduction type; and the structures have one of the following doping profiles: (i) the bottom portion is intrinsic and the top portion is p type; (ii) the bottom portion is n type and the top portion is p type; (iii) the bottom portion is intrinsic and the top portion is n type; (iv) the bottom portion is p type and the top portion is n type.


According to an embodiment further of the embodiment, the junction layer has a thickness from 5 nm to 100 nm; the cladding layer is substantially transparent to visible light with a transmittance of at least 50%; the cladding layer is made of an electrically conductive material; the cladding layer is a transparent conductive oxide; the cladding layer is a material selected from a group consisting of indium tin oxide, aluminum doped zinc oxide, zinc indium oxide, and zinc tin oxide; the cladding layer has a thickness from 50 nm to 5000 nm; the cladding layer forms an Ohmic contact with the top portion; the cladding layer forms an Ohmic contact with the planar reflective layer; the cladding layer is functional as an electrode of the photovoltaic device; the doped layer has an opposite conduction type from the junction layer; the doped layer is electrically connected to the bottom portion of each of the structures; the doped layer, the bottom portion, the top portion and the junction layer form a p-n or p-i-n junction; the cladding layer has a thickness of about 175 nm; the coupling layer is the same material as the cladding layer or different material from the cladding layer; and/or a refractive index of the structures n1, a refractive index of the cladding layer n2, a refractive index of the coupling layer n3, a refractive index of a space between the structures n4, satisfy relations of n1>n2>n4 and n1>n3>n4.


According to an embodiment, a method of making the photovoltaic device comprises: generating a pattern of openings in a resist layer using a lithography technique; forming the structures and recesses by etching the substrate; depositing the planar reflective layer such that the sidewall of each recess is free of the planar reflective layer. A resist layer as used herein means a thin layer used to transfer a pattern to the substrate which the resist layer is deposited upon. A resist layer can be patterned via lithography to form a (sub)micrometer-scale, temporary mask that protects selected areas of the underlying substrate during subsequent processing steps. The resist is generally proprietary mixtures of a polymer or its precursor and other small molecules (e.g. photoacid generators) that have been specially formulated for a given lithography technology. Resists used during photolithography are called photoresists. Resists used during e-beam lithography are called e-beam resists. A lithography technique can be photolithography, e-beam lithography, holographic lithography. Photolithography is a process used in microfabrication to selectively remove parts of a thin film or the bulk of a substrate. It uses light to transfer a geometric pattern from a photo mask to a light-sensitive chemical photo resist, or simply “resist,” on the substrate. A series of chemical treatments then engraves the exposure pattern into the material underneath the photo resist. In complex integrated circuits, for example a modern CMOS, a wafer will go through the photolithographic cycle up to 50 times. E-beam lithography is the practice of scanning a beam of electrons in a patterned fashion across a surface covered with a film (called the resist), (“exposing” the resist) and of selectively removing either exposed or non-exposed regions of the resist (“developing”). The purpose, as with photolithography, is to create very small structures in the resist that can subsequently be transferred to the substrate material, often by etching. It was developed for manufacturing integrated circuits, and is also used for creating nanotechnology artifacts.


According to an embodiment, the method of making the photovoltaic device further comprises: coating the substrate with the resist layer; developing (i.e., selectively removing either exposed or non-exposed regions of the resist) the pattern in the resist layer; depositing a mask layer; and lifting off the resist layer. A mask layer as used herein means a layer that protects an underlying portion of the substrate from being etched.


According to an embodiment, the method of making the photovoltaic device further comprises ion implantation or depositing a dopant layer. A dopant, also called a doping agent, is a trace impurity element that is inserted into a substance (in very low concentrations) in order to alter the electrical properties or the optical properties of the substance. Ion implantation is process by which ions of a material can be implanted into another solid, thereby changing the physical properties of the solid. Ion implantation is used in semiconductor device fabrication and in metal finishing, as well as various applications in materials science research. The ions introduce both a chemical change in the target, in that they can be a different element than the target or induce a nuclear transmutation, and a structural change, in that the crystal structure of the target can be damaged or even destroyed by the energetic collision cascades.


According to an embodiment, the structures and recesses are formed by deep etch followed by isotropic etch. A deep etch is a highly anisotropic etch process used to create deep, steep-sided holes and trenches in wafers, with aspect ratios of often 20:1 or more. An exemplary deep etch is the Bosch process. The Bosch process, also known as pulsed or time-multiplexed etching, alternates repeatedly between two modes to achieve nearly vertical structures: 1. a standard, nearly isotropic plasma etch, wherein the plasma contains some ions, which attack the wafer from a nearly vertical direction (For silicon, this often uses sulfur hexafluoride (SF6)); 2. deposition of a chemically inert passivation layer (for instance, C4F8 source gas yields a substance similar to Teflon). Each phase lasts for several seconds. The passivation layer protects the entire substrate from further chemical attack and prevents further etching. However, during the etching phase, the directional ions that bombard the substrate attack the passivation layer at the bottom of the trench (but not along the sides). They collide with it and sputter it off, exposing the substrate to the chemical etchant. These etch/deposit steps are repeated many times over resulting in a large number of very small isotropic etch steps taking place only at the bottom of the etched pits. To etch through a 0.5 mm silicon wafer, for example, 100-1000 etch/deposit steps are needed. The two-phase process causes the sidewalls to undulate with an amplitude of about 100-500 nm. The cycle time can be adjusted: short cycles yield smoother walls, and long cycles yield a higher etch rate. Isotropic etch is non-directional removal of material from a substrate via a chemical process using an etchant substance. The etchant may be a corrosive liquid or a chemically active ionized gas, known as a plasma.


According to an embodiment, the method of making the photovoltaic device further comprises applying a resist layer by a print coating method, the print coating method comprising: coating a roller of a flexible material with a resist layer; transferring the resist layer to a surface of a substrate by rolling the roller on the surface, wherein the surface is flat or textured. According to an embodiment, the roller is polydimethylsiloxane.


According to an embodiment, the method of making the photovoltaic device further comprises applying a resist layer by a print coating method, the print coating method comprising: coating a stamp of a flexible material with a resist layer; transferring the resist layer to a surface of a substrate by pressing the stamp on the surface, wherein the surface is flat or textured. According to an embodiment, the stamp is polydimethylsiloxane.


According to an embodiment, a method of converting light to electricity comprises: exposing the photovoltaic device to light; drawing an electrical current from the photovoltaic device. The electrical current can be drawn from the planar reflective layer.


According to an embodiment, a photo detector comprises the photovoltaic device, wherein the photo detector is functional to output an electrical signal when exposed to light.


According to an embodiment, a method of detecting light comprises exposing the photovoltaic device to light; measuring an electrical signal from the photovoltaic device. The electrical signal can be an electrical current, an electrical voltage, an electrical conductance and/or an electrical resistance. A bias voltage is applied to the structures in the photovoltaic device.


According to an embodiment, photovoltaic devices produce direct current electricity from sun light, which can be used to power equipment or to recharge a battery. A practical application of photovoltaics was to power orbiting satellites and other spacecraft, but today the majority of photovoltaic modules are used for grid connected power generation. In this case an inverter is required to convert the DC to AC. There is a smaller market for off-grid power for remote dwellings, boats, recreational vehicles, electric cars, roadside emergency telephones, remote sensing, and cathodic protection of pipelines. In most photovoltaic applications the radiation is sunlight and for this reason the devices are known as solar cells. In the case of a p-n junction solar cell, illumination of the material results in the creation of an electric current as excited electrons and the remaining holes are swept in different directions by the built-in electric field of the depletion region. Solar cells are often electrically connected and encapsulated as a module. Photovoltaic modules often have a sheet of glass on the front (sun up) side, allowing light to pass while protecting the semiconductor wafers from the elements (rain, hail, etc.). Solar cells are also usually connected in series in modules, creating an additive voltage. Connecting cells in parallel will yield a higher current. Modules are then interconnected, in series or parallel, or both, to create an array with the desired peak DC voltage and current.


According to an embodiment, the photovoltaic device can also be associated with buildings: either integrated into them, mounted on them or mounted nearby on the ground. The photovoltaic device can be retrofitted into existing buildings, usually mounted on top of the existing roof structure or on the existing walls. Alternatively, the photovoltaic device can be located separately from the building but connected by cable to supply power for the building. The photovoltaic device can be used as a principal or ancillary source of electrical power. The photovoltaic device can be incorporated into the roof or walls of a building.


According to an embodiment, the photovoltaic device can also be used for space applications such as in satellites, spacecrafts, space stations, etc. The photovoltaic device can be used as main or auxiliary power sources for land vehicles, marine vehicles (boats) and trains. Other applications include road signs, surveillance cameras, parking meters, personal mobile electronics (e.g., cell phones, smart phones, laptop computers, personal media players).


Examples


FIG. 1A shows a schematic cross-section of a photovoltaic device 100, according to an embodiment. The photovoltaic device 100 comprises a substrate 105, a plurality of structures 120 essentially perpendicular to the substrate 105 and one or more recesses 130 between the structures 120. Each recess 130 has a sidewall 130a and a bottom wall 130b. The sidewall 130a and the bottom wall 130b both have a passivation layer 131. A top surface 120a of the structures 120 is free of the passivation layer 131. The bottom wall 130b has a planar reflective layer 132 disposed on the passivation layer 131. The sidewall 130a does not have any planar reflective layer. Each structure 120 has a top portion 121 and a bottom portion 122, the top portion 121 and the bottom portion 122 having dissimilar conduction types. The term “dissimilar conduction types” as used herein means that the top portion 121 and the bottom portion 122 cannot be both p type, or both n type. The structures 120 can have one of the following four doping profiles (i.e., doping level distribution): (i) the bottom portion 122 is intrinsic and the top portion 121 is p type; (ii) the bottom portion 122 is n type and the top portion 121 is p type; (iii) the bottom portion 122 is intrinsic and the top portion 121 is n type; (iv) the bottom portion 122 is p type and the top portion 121 is n type. The top portion 121 can have a doping profile with decreasing doping levels in a direction from the top surface 120a to the bottom portion 122. The structures 120 are a single crystalline semiconductor material. A continuous cladding layer 140 is disposed over an entire exposed portion of the passivation layer 131 and the planar reflective layer 132, and over the top surface 120a. The photovoltaic device 100 can further comprise a coupling layer 160 disposed on the cladding layer 140 and only directly above the top surface 120a.


The structures 120 can comprise any suitable single crystalline semiconductor material, such as silicon, germanium, group III-V compound materials (e.g., gallium arsenide, gallium nitride, etc.), group II-VI compound materials (e.g., cadmium selenide, cadmium sulfide, cadmium telluride, zinc oxide, zinc selenide, etc.), quaternary materials (e.g., copper indium gallium selenide).


The structures 120 can have any cross-sectional shape. For example, the structures 120 can be cylinders or prisms with elliptical, circular, rectangular, polygonal cross-sections. The structures 120 can also be strips as shown in FIG. 9, or a mesh as shown in FIG. 10. According to one embodiment, the structures 120 are pillars with diameters from 50 nm to 5000 nm, heights from 1000 nm to 20000 nm, a center-to-center distance between two closest pillars of 300 nm to 15000 nm. The top portion 121 preferably has a height of 1 micron to 20 micron. The top portion 121 preferably has a gradient of doping levels, with a highest doping level at the top surface 120a. Preferably, the structures 120 have an overhanging portion 124 along an entire contour of the top surface 120a of the structures 120.


Each recess 130 preferably has a rounded or beveled inner edge between the sidewall 130a and the bottom wall 130b.


The passivation layer 131 can be any suitable electrically insulating material, such as HfO2, SiO2, Si3N4, Al2O3, an organic molecule monolayer, etc. The passivation layer 131 can have any suitable thickness, such as from 1 nm to 100 nm. The passivation layer 131 is effective to passivate the sidewall 130a and the bottom wall 130b.


The planar reflective layer 132 can be any suitable material, such as ZnO, Al, Au, Ag, Pd, Cr, Cu, Ti, a combination thereof, etc. The planar reflective layer 132 preferably is an electrically conductive material, more preferably a metal. The planar reflective layer 132 preferably has a reflectance of at least 50%, more preferably has a reflectance of at least 70%, most preferably has a reflectance of at least 90%, for visible light of any wavelength. The planar reflective layer 132 has a thickness of preferably at least 5 nm, more preferably at least 20 nm. The planar reflective layer 132 in all the recesses 130 is preferably connected. The planar reflective layer 132 is functional to reflect light incident thereon to the structures 120 so the light is absorbed by the structures 120. A photovoltaic device often has opaque electrodes on a surface that receives light. Any light incident on such opaque electrodes is either reflected away from the photovoltaic device or absorbed by the opaque electrodes, and thus does not contribute to generation of electricity. The planar reflective layer 132 preferably is functional as an electrode of the photovoltaic device 100.


The cladding layer 140 is substantially transparent to visible light, preferably with a transmittance of at least 50%, more preferably at least 70%, most preferably at least 90%. The cladding layer 140 is an electrically conductive material. The cladding layer 140 preferably is a transparent conductive oxide, such as ITO (indium tin oxide), AZO (aluminum doped zinc oxide), ZIO (zinc indium oxide), ZTO (zinc tin oxide), etc. The cladding layer 140 can have a thickness from 50 nm to 5000 nm. The cladding layer 140 preferably forms an Ohmic contact with the top portions 121 of the structures 120. The cladding layer 140 preferably forms an Ohmic contact with the planar reflective layer 132. The cladding layer 140 preferably is functional as an electrode of the photovoltaic device 100.


The substrate 105 preferably has a flat surface 150 opposite the structures 120. The flat surface 150 can have a doped layer 151 of the opposite conduction type from the top portions 121, i.e. if the top portion 121 is n type, the doped layer 151 is p type; if the top portion 121 is p type, the doped layer 151 is n type. The doped layer 151 is electrically connected to the bottom portion 122 of each of the structures 120. If the bottom portion 122 is intrinsic, the top portion 121, the bottom portion 122 and the doped layer 151 form a p-i-n junction. If the bottom portion 122 is n type or p type, the top portion 121 and the bottom portion 122 form a p-n junction. The flat surface 150 can also have a metal layer 152 disposed on the doped layer 151. The metal layer 152 forms an Ohmic contact with the doped layer 151. The substrate 105 preferably has a thickness of at least 50 microns. Total area of the planar reflective layer 132 is preferable at least 40% of a surface area of the flat surface 150.


The coupling layer 160 can be the same material as the cladding layer 140 or different material from the cladding layer 140. As shown in FIG. 5, refractive index of the structure 120 n1, refractive index of the cladding layer 140 n2, refractive index of the coupling layer 160 n3, refractive index of the space between the structures 120 n4, preferably satisfy relations of n1>n2>n4 and n1>n3>n4, which lead to enhanced light concentration in the structures 120. FIG. 11 shows the effect of the cladding layer. FIG. 11 shows an absorptance spectrum 5000 of an exemplary photovoltaic device 100, wherein the structures 120 are pillars with radius of 125 nm, pitch of 800 nm and height of 5 microns and the cladding layer 140 has a thickness of 175 nm. FIG. 11 also shows an absorptance spectrum 5000 of an identical photovoltaic device 100 except without the cladding layer 140. It is apparent that the exemplary photovoltaic device 100 with the cladding layer 140 has much higher absorptance across the entire visible spectrum and thus has much higher photovoltaic efficiency (i.e., a percentage of incident light that is converted into electricity).


In one embodiment, the structures 120 are pillars arranged in an array, such as a rectangular array, a hexagonal array, a square array, concentric ring. Each structure 120 is about 5 microns in height. A pitch of the structures 120 is from 300 nm to 15 microns. The term “pitch” is defined as a distance of a structure 120 to a nearest neighbor of the structure 120 along a direction parallel to the substrate 105. The cladding layer 140 is about 175 nm thick. The term “array” as used herein means a spatial arrangement having a particular order.


A method of making the photovoltaic device 100 as shown in FIG. 1B, according to an embodiment, comprises the following steps:


In step 1000, providing the substrate 105 having the doped layer 151 and an epi layer 11 disposed on the doped layer 151. Epitaxy is a process of growing a crystal of a particular orientation on top of another crystal, where the orientation is determined by the underlying crystal. The term “epi layer” as used herein means a layer grown by epitaxy.


In step 1001, an upper layer 12 of the epi layer 11 is doped by ion implantation.


In step 1002, a resist layer 14 is applied on the doped upper layer 12. The resist layer 14 can be applied by spin coating. The resist layer 14 can be a photo resist or an e-beam resist.


In step 1003, lithography is performed. The resist layer 14 now has a pattern of openings in which the doped upper layer 12 is exposed. Shapes and locations of the openings correspond to the shapes and locations of the recesses 130. The resolution of the lithography is limited by the wavelength of the radiation used. Photolithography tools using deep ultraviolet (DUV) light with wavelengths of approximately 248 and 193 nm, allows minimum feature sizes down to about 50 nm. E-beam lithography tools using electron energy of 1 keV to 50 keV allows minimum feature sizes down to a few nanometers.


In step 1004, a mask layer 15 is deposited. The deposition can be done using a technique such as thermal evaporation, e-beam evaporation, sputtering. The mask layer 15 can be a metal such as Cr or Al, or a dielectric such as SiO2 or Si3N4. The thickness of the mask layer 15 can be determined by a depth of the recesses 130 and etching selectivity (i.e., ratio of etching rates of the mask layer 15 and the substrate 105).


In step 1005, remainder of the resist layer 14 is lift off by a suitable solvent or ashed in a resist asher to remove any mask layer 15 support thereon. A portion of the mask layer 15 in the openings of the resist layer 14 is retained. A portion of the doped upper layer 12 is now exposed through the retained mask layer 15.


In step 1006, the exposed portion of the doped upper layer 12 and the portion of the epi layer 11 directly therebelow are deep etched to a desired depth (e.g., 1 to 20 microns) followed by an isotropic etch, until the epi layer 11 is partially exposed, to form the structures 120 with the overhanging portion 124 and the recesses 130 with the beveled inner edge. Each of the structures 120 now has the top portion 121 which is part of the upper doped layer 12 and a bottom portion 122 which is part of the epi layer 11. Deep etching includes alternating deposition and etch steps and can lead to “scalloping” on the sidewall 130b of the recesses 130, i.e. the sidewall 130b is not smooth. The sidewall 130b can be smoothed by thermal annealing or dipping into an etchant such as potassium hydroxide (KOH) followed by rinsing. The deep etching can use gases such as C4F8 and SF6.


In step 1007, the passivation layer 131 is conformally (i.e., isotropically) deposited on surfaces of the recesses 130 and a top surface 15a of the retained mask layer 15. A conformal layer, such as the passivation 131, is a layer that covers a morphologically uneven surface and has an essentially uniform thickness. The passivation layer 131 can be deposited by a suitable technique such as plating, chemical vapor deposition or atomic layer deposition.


In step 1008, a resist layer 16 is selectively applied such that the sidewall 130a and bottom wall 130b of the recesses are free of the resist layer 16 and a top surface 131a of the passivation layer 131 is completely covered by the resist layer 16. The resist layer 16 can be selectively applied by a suitable method such as a print coating method detailed hereinbelow according an embodiment.


In step 1009, a metal layer 17 is anisotropically deposited (i.e., non-conformally) such that the resist layer 16 and the bottom wall 130b are covered by the metal layer 17 while the sidewall 130a is free of the metal layer 17. The metal layer 17 can be deposited by a suitable technique such as thermal evaporation, e-beam evaporation. The metal 17 can be any suitable metal such as aluminum.


In step 1010, the resist layer 16 is lift off by a suitable solvent or ashed in a resist asher to remove any metal layer 17 support thereon. The top surface 131a of the passivation layer 131 is now exposed.


In step 1011, the top surface 131a of the passivation layer 131 is selected removed by a suitable technique such as ion milling, dry etching, sputtering, while leaving the passivation layer 131 on the sidewall 130a and bottom wall 130b of the recesses 130 intact. The top surface 15a of the retained mask layer 15 is now exposed. The metal layer 17 on the bottom wall 130b protects the passivation layer 131 underneath from being removed.


In step 1012, the retained mask layer 15 and the metal layer 17 are removed by a suitable technique such as wet etch in a suitable etchant. Now the top surface 120a of the structures 120 is exposed.


In step 1013, a resist layer 18 is selectively applied such that the sidewall 130a and bottom wall 130b of the recesses are free of the resist layer 18 and the top surface 120a of the structures 120 is completely covered by the resist layer 18. The resist layer 18 can be selectively applied by a suitable method such as the print coating method detailed hereinbelow according an embodiment.


In step 1014, the planar reflective layer 132 is anisotropically deposited (i.e., non-conformally) such that the resist layer 18 and the bottom wall 130b are covered by the planar reflective layer 132 while the sidewall 130a is free of the planar reflective layer 132. The planar reflective layer 132 can be deposited by a suitable technique such as thermal evaporation, e-beam evaporation. The planar reflective layer 132 can be any suitable material such as silver.


In step 1015, the resist layer 18 is lift off by a suitable solvent or ashed in a resist asher to remove any portion of the planar reflective layer 132 support thereon. The top surface 120a of the structures 120 is now exposed.


In step 1016, the cladding layer 140 is conformally (i.e., isotropically) deposited such that the planar reflective layer 132, the passivation layer 131 and the top surface 120a are completely covered. The cladding layer 140 can be deposited by a suitable technique such as plating, chemical vapor deposition or atomic layer deposition. The coupling layer 160 can be then deposited using a suitable technique such as sputtering, thermal evaporation or e-beam evaporation.


In step 1017, the metal layer 152 is deposited on the doped layer 151.


The method can further comprise one or more steps of thermal annealing.



FIG. 2A shows a schematic cross-section of a photovoltaic device 200, according to another embodiment. The photovoltaic device 200 comprises a substrate 205, a plurality of structures 220 essentially perpendicular to the substrate 205 and one or more recesses 230 between the structures 220. Each recess 230 has a sidewall 230a and a bottom wall 230b. The sidewall 230a, the bottom wall 230b of each recess 230 and a top surface 220a of the structures 220 have a junction layer 231 disposed thereon. The junction layer 231 is a doped semiconductor. The bottom wall 230b has a planar reflective layer 232 disposed on the junction layer 231. The sidewall 230a does not have any planar reflective layer. The structures 220 are a single crystalline semiconductor material. The structure 220 can be an intrinsic semiconductor or a doped semiconductor. If the structure 220 is a doped semiconductor, the structures 220 and the junction layer 231 have opposite conduction types, i.e., if the structures 220 are p type, the junction layer 231 is n type; if the structures 220 are n type, the junction layer 231 is p type. A continuous cladding layer 240 is disposed over an entire exposed junction layer 231, the planar reflective layer 232 and the top surface 220a. The photovoltaic device 200 can further comprise a coupling layer 260 disposed on the cladding layer 240 and only directly above the top surface 220a.


The structures 220 can comprise any suitable single crystalline semiconductor material, such as silicon, germanium, group III-V compound materials (e.g., gallium arsenide, gallium nitride, etc.), group II-VI compound materials (e.g., cadmium selenide, cadmium sulfide, cadmium telluride, zinc oxide, zinc selenide, etc.), quaternary materials (e.g., copper indium gallium selenide).


The structures 220 can have any cross-sectional shape. For example, the structures 220 can be cylinders or prisms with elliptical, circular, rectangular, polygonal cross-sections. The structures 220 can also be strips as shown in FIG. 9, or a mesh as shown in FIG. 10. According to one embodiment, the structures 220 are pillars with diameters from 50 nm to 5000 nm, heights from 1000 nm to 20000 nm, a center-to-center distance between two closest pillars of 300 nm to 15000 nm. Preferably, the structures 220 have an overhanging portion 224 along an entire contour of the top surface 220a of the structures 220.


Each recess 230 preferably has a rounded or beveled inner edge between the sidewall 230a and the bottom wall 230b.


The junction layer 231 preferably has a thickness from 5 nm to 100 nm. The junction layer 231 is effective to passivate surfaces of the structures 220.


The planar reflective layer 232 can be any suitable material, such as ZnO, Al, Au, Ag, Pd, Cr, Cu, Ti, a combination thereof, etc. The planar reflective layer 232 preferably is an electrically conductive material, more preferably a metal. The planar reflective layer 232 preferably has a reflectance of at least 50%, more preferably has a reflectance of at least 70%, most preferably has a reflectance of at least 90%, for visible light of any wavelength. The planar reflective layer 232 has a thickness of preferably at least 5 nm, more preferably at least 20 nm. The planar reflective layer 232 in all the recesses 230 is preferably connected. The planar reflective layer 232 is functional to reflect light incident thereon to the structures 220 so the light is absorbed by the structures 220. The planar reflective layer 232 preferably is functional as an electrode of the photovoltaic device 200.


The cladding layer 240 is substantially transparent to visible light, preferably with a transmittance of at least 50%, more preferably at least 70%, most preferably at least 90%. The cladding layer 240 is made of an electrically conductive material. The cladding layer 240 preferably is made of a transparent conductive oxide, such as ITO (indium tin oxide), AZO (aluminum doped zinc oxide), ZIO (zinc indium oxide), ZTO (zinc tin oxide), etc. The cladding layer 240 can have a thickness of 50 nm to 5000 nm. The cladding layer 240 preferably forms an Ohmic contact with the junction layer 231. The cladding layer 240 preferably forms an Ohmic contact with the planar reflective layer 232. The cladding layer 240 preferably is functional as an electrode of the photovoltaic device 200.


The substrate 205 preferably has a flat surface 250 opposite the structures 220. The flat surface 250 can have a doped layer 251 of the opposite conduction type from the junction layer 231, i.e. if the junction layer 231 is n type, the doped layer 251 is p type; if the junction layer 231 is p type, the doped layer 251 is n type. The doped layer 251 is electrically connected to each of the structures 220. If the structures 220 are intrinsic, the junction layer 231, the structures 220 and the doped layer 251 form a p-i-n junction. If the structures 220 are is n-type or p-type, the junction layer 231 and the structures 220 form a p-n junction. The flat surface 250 can also have a metal layer 252 disposed on the doped layer 251. The metal layer 252 forms an Ohmic contact with the doped layer 251. The substrate 205 preferably has a thickness of at least 50 microns. Total area of the planar reflective layer 232 is preferable at least 40% of a surface area of the flat surface 250.


The coupling layer 260 can be of the same material as the cladding layer 240 or different material from the cladding layer 240. As shown in FIG. 5, refractive index of the structure 220 n1, refractive index of the cladding layer 240 n2, refractive index of the coupling layer 260 n3, refractive index of the space between the structures 220 n4, preferably satisfy relations of n1>n2>n4 and n1>n3>n4, which lead to enhanced light concentration in the structures 220.


In one embodiment, the structures 220 are pillars arranged in an array, such as a rectangular array, a hexagonal array, a square array, concentric ring. Each pillar is about 5 microns in height. A pitch of the structures 220 is from 300 nm to 15 microns. The cladding layer 240 is about 175 nm thick.


A method of making the photovoltaic device 200 as shown in FIG. 2B, according to an embodiment, comprises the following steps:


In step 2000, providing the substrate 205 having the doped layer 251 and an epi layer 21 disposed on the doped layer 251.


In step 2001, a resist layer 24 is applied on the epi layer 21. The resist layer 24 can be applied by spin coating. The resist layer 24 can be a photo resist or an e-beam resist.


In step 2002, lithography is performed. The resist layer 24 now has a pattern of openings in which the epi layer 21 is exposed. Shapes and locations of the openings correspond to the shapes and locations of the recesses 230. The resolution of the lithography is limited by the wavelength of the radiation used. Photolithography tools using deep ultraviolet (DUV) light with wavelengths of approximately 248 and 193 nm, allows minimum feature sizes down to about 50 nm. E-beam lithography tools using electron energy of 1 keV to 50 keV allows minimum feature sizes down to a few nanometers.


In step 2003, a mask layer 25 is deposited. The deposition can be done using a technique such as thermal evaporation, e-beam evaporation, sputtering. The mask layer 25 can be a metal such as Cr or Al, or a dielectric such as SiO2 or Si3N4. The thickness of the mask layer 25 can be determined by a depth of the recesses 230 and etching selectivity (i.e., ratio of etching rates of the mask layer 25 and the substrate 205).


In step 2004, remainder of the resist layer 24 is lift off by a suitable solvent or ashed in a resist asher to remove any mask layer 25 support thereon. A portion of the mask layer 25 in the openings of the resist layer 24 is retained. A portion of the epi layer 21 is now exposed through the retained mask layer 25.


In step 2005, the exposed portion of the epi layer 21 is deep etched to a desired depth (e.g., 1 to 20 microns) followed by an isotropic etch, to form the structures 220 with the overhanging portion 224 and the recesses 230 with the beveled inner edge. Deep etching includes alternating deposition and etch steps and can lead to “scalloping” on the sidewall 230b of the recesses 230, i.e. the sidewall 230b is not smooth. The sidewall 230b can be smoothed by thermal annealing or dipping into an etchant such as potassium hydroxide (KOH) followed by rinsing. The deep etching can use gases such as C4F8 and SF6.


In step 2006, the mask layer 25 is removed by a suitable such as wet etching with suitable etchant, ion milling, sputtering. The top surface 220a of the structures 220 is exposed.


In step 2007, a dopant layer 22 is conformally (i.e., isotropically) deposited on surfaces of the recesses 230 and a top surface 220a of the structures 220. The dopant layer 22 can be deposited by a suitable technique such as plating, chemical vapor deposition or atomic layer deposition. The dopant layer 22 can comprise any suitable material such as trimethylboron, triisopropylborane ((C3H7)3B), triethoxyborane ((C2H5O)3B, and/or triisopropoxyborane ((C3H7O)3B. More details can be found in an abstract of a presentation titled “Atomic layer deposition of boron oxide as dopant source for shallow doping of silicon” by Bodo Kalkofen and Edmund P. Burte in the 218th Electrochemical Society Meeting, Oct. 10, 2010-Oct. 15, 2010, which is hereby incorporated by reference in its entirety.


In step 2008, a shield layer 23 is conformally (i.e., isotropically) deposited on surfaces of the dopant layer 22. The shield layer 23 can be deposited by a suitable technique such as plating, chemical vapor deposition or atomic layer deposition. The shield layer 23 has a suitable material (such as silicon oxide, silicon nitride) and a suitable thickness (e.g., at least 10 nm, at least 100 nm or at least 1 micron) effective to prevent the dopant layer 22 from evaporation in step 2009.


In step 2009, the dopant layer 22 is diffused into the sidewall 230b, the bottom wall 230a and the top surface 220a by thermal annealing, which forms the junction layer 231 thereon. Thermal annealing can be conducted, for example, at about 850° C. for 10 to 30 minutes under a suitable atmosphere (e.g., argon).


In step 2010, the shield layer 23 is removed by a suitable technique such as wet etch using a suitable etchant such as HF. The junction layer 231 is now exposed.


In step 2011, a resist layer 26 is selectively applied such that the sidewall 230a and bottom wall 230b of the recesses 230 are free of the resist layer 26 and a top surface 231a of the junction layer 231 is completely covered by the resist layer 26. The resist layer 26 can be selectively applied by a suitable method such as the print coating method detailed hereinbelow according an embodiment.


In step 2012, the planar reflective layer 232 is anisotropically deposited (i.e., non-conformally) such that the resist layer 26 and the bottom wall 230b are covered by the planar reflective layer 232 while the sidewall 230a is free of the planar reflective layer 232. The planar reflective layer 232 can be deposited by a suitable technique such as thermal evaporation, e-beam evaporation. The planar reflective layer 232 can be any suitable material such as silver.


In step 2013, the resist layer 26 is lift off by a suitable solvent or ashed in a resist asher to remove any portion of the planar reflective layer 232 support thereon. The top surface 231a of the junction layer 220 is now exposed.


In step 2014, the cladding layer 240 is conformally (i.e., isotropically) deposited such that the planar reflective layer 232, the junction layer 231 and the top surface 231a are completely covered. The cladding layer 240 can be deposited by a suitable technique such as plating, chemical vapor deposition or atomic layer deposition. The coupling layer 260 can be then deposited using a suitable technique such as sputtering, thermal evaporation or e-beam evaporation.


In step 2015, the metal layer 252 is deposited on the doped layer 251.


The method can further comprise one or more steps of thermal annealing.



FIG. 3A shows a schematic cross-section of a photovoltaic device 300, according to an embodiment. The photovoltaic device 300 comprises a substrate 305, a plurality of structures 320 essentially perpendicular to the substrate 305 and one or more recesses 330 between the structures 320. Each recess 330 has a sidewall 330a and a bottom wall 330b. The sidewall 330a, the bottom wall 330b of each recess 330 and a top surfaces 320a of the structures 320 have a junction layer 331 disposed thereon. The junction layer 331 is a doped semiconductor. The bottom wall 330b has a planar reflective layer 332 disposed on the junction layer 331. The sidewall 330a does not have any planar reflective layer. Each structure 320 has a top portion 321 and a bottom portion 322. The structures 320 can have one of the following four doping profiles (i.e., doping level distribution): (i) the bottom portion 322 is intrinsic and the top portion 321 is p type; (ii) the bottom portion 322 is n type and the top portion 321 is p type; (iii) the bottom portion 322 is intrinsic and the top portion 321 is n type; (iv) the bottom portion 322 is p type and the top portion 321 is n type. The top portion 321 can have a doping profile with decreasing doping levels in a direction from the top surface 320a to the bottom portion 322. The structures 320 are a single crystalline semiconductor material. The top portion 321 of the structures 320 and the junction layer 331 are semiconductor materials of the same conduction types, i.e., if the top portion 321 is p type, the junction layer 331 is p type; if the top portion 321 is n type, the junction layer 331 is n type. A continuous cladding layer 340 is disposed over an entire exposed portion of the junction layer 331 and the planar reflective layer 332. The photovoltaic device 300 can further comprise a coupling layer 360 disposed on the cladding layer 340 and only directly above the top surface 320a.


The structures 320 can comprise any suitable single crystalline semiconductor material, such as silicon, germanium, group III-V compound materials (e.g., gallium arsenide, gallium nitride, etc.), group II-VI compound materials (e.g., cadmium selenide, cadmium sulfide, cadmium telluride, zinc oxide, zinc selenide, etc.), quaternary materials (e.g., copper indium gallium selenide).


The structures 320 can have any cross-sectional shape. For example, the structures 320 can be cylinders or prisms with elliptical, circular, rectangular, polygonal cross-sections. The structures 320 can also be strips as shown in FIG. 9, or a mesh as shown in FIG. 10. According to one embodiment, the structures 320 are pillars with diameters from 50 nm to 5000 nm, heights from 1000 nm to 20000 nm, a center-to-center distance between two closest pillars of 300 nm to 15000 nm. The top portion 321 preferably has a height of 1 micron to 20 micron. The top portion 321 preferably has a gradient of doping levels, with a highest doping level at the top surface 320a. Preferably, the structures 320 have an overhanging portion 324 along an entire contour of the top surface 320a of the structures 320.


Each recess 330 preferably has a rounded or beveled inner edge between the sidewall 130a and the bottom wall 330b.


The junction layer 331 preferably has a thickness from 5 nm to 100 nm. The junction layer 331 is effective to passivate surfaces of the structures 320.


The planar reflective layer 332 can be any suitable material, such as ZnO, Al, Au, Ag, Pd, Cr, Cu, Ti, a combination thereof, etc. The planar reflective layer 332 preferably is an electrically conductive material, more preferably a metal. The planar reflective layer 332 preferably has a reflectance of at least 50%, more preferably has a reflectance of at least 70%, most preferably has a reflectance of at least 90%, for visible light of any wavelength. The planar reflective layer 332 has a thickness of preferably at least 5 nm, more preferably at least 20 nm. The planar reflective layer 332 in all the recesses 330 is preferably connected. The planar reflective layer 332 is functional to reflect light incident thereon to the structures 320 so the light is absorbed by the structures 320. The planar reflective layer 332 preferably is functional as an electrode of the photovoltaic device 300.


The cladding layer 340 is substantially transparent to visible light, preferably with a transmittance of at least 50%, more preferably at least 70%, most preferably at least 90%. The cladding layer 340 is made of an electrically conductive material. The cladding layer 340 preferably is made of a transparent conductive oxide, such as ITO (indium tin oxide), AZO (aluminum doped zinc oxide), ZIO (zinc indium oxide), ZTO (zinc tin oxide), etc. The cladding layer 340 can have a thickness of 50 nm to 5000 nm. The cladding layer 340 preferably forms an Ohmic contact with the top portions 321 of the structures 320. The cladding layer 340 preferably forms an Ohmic contact with the planar reflective layer 332. The cladding layer 340 preferably is functional as an electrode of the photovoltaic device 300.


The substrate 305 preferable has a flat surface 350 opposite the structures 320. The flat surface 350 can have a doped layer 351 of the opposite conduction type from the junction layer 331, i.e. if the junction layer 331 is n type, the doped layer 351 is also p type; if the junction layer 331 is p type, the doped layer 351 is also n type. The doped layer 351 is electrically connected to the bottom portion 322 of each of the structures 320. If the bottom portion 322 is intrinsic, the junction layer 331 and the top portion 321 form a p-i-n junction with the bottom portion 322 and the doped layer 351. If the bottom portion 322 is n type or p type, the junction layer 331 and the top portion 321 form a p-n junction with the bottom portion 322. The flat surface 350 can also have a metal layer 352 disposed on the doped layer 351. The metal layer 352 forms an Ohmic contact with the doped layer 351. The substrate 305 preferably has a thickness of at least 50 microns. Total area of the planar reflective layer 332 is preferable at least 40% of a surface area of the flat surface 350.


The coupling layer 360 can be of the same material as the cladding layer 340 or different material from the cladding layer 340. As shown in FIG. 5, refractive index of the structure 320 n1, refractive index of the cladding layer 340 n2, refractive index of the coupling layer 360 n3, refractive index of the space between the structures 320 n4, preferably satisfy relations of n1>n2>n4 and n1>n3>n4, which lead to enhanced light concentration in the structures 320.


In one embodiment, the structures 320 are pillars arranged in an array, such as a rectangular array, a hexagonal array, a square array, concentric ring. Each pillar is about 5 microns in height. A pitch of the structures 320 is from 300 nm to 15 microns. The “pitch” is defined as a distance of a structure 320 to a nearest neighbor of the structure 320 along a direction parallel to the substrate 305. The cladding layer 340 is about 175 nm thick.


A method of making the photovoltaic device 300 as shown in FIG. 3B, according to an embodiment, comprises the following steps:


In step 3000, providing the substrate 305 having the doped layer 351 and an epi layer 31 disposed on the doped layer 351.


In step 3001, an upper layer 32 of the epi layer 31 is doped by ion implantation.


In step 3002, a resist layer 34 is applied on the doped upper layer 32. The resist layer 34 can be applied by spin coating. The resist layer 34 can be a photo resist or an e-beam resist.


In step 3003, lithography is performed. The resist layer 34 now has a pattern of openings in which the doped upper layer 32 is exposed. Shapes and locations of the openings correspond to the shapes and locations of the recesses 330. The resolution of the lithography is limited by the wavelength of the radiation used. Photolithography tools using deep ultraviolet (DUV) light with wavelengths of approximately 248 and 193 nm, allows minimum feature sizes down to about 50 nm. E-beam lithography tools using electron energy of 1 keV to 50 keV allows minimum feature sizes down to a few nanometers.


In step 3004, a mask layer 35 is deposited. The deposition can be done using a technique such as thermal evaporation, e-beam evaporation, sputtering. The mask layer 35 can be a metal such as Cr or Al, or a dielectric such as SiO2 or Si3N4. The thickness of the mask layer 35 can be determined by a depth of the recesses 330 and etching selectivity (i.e., ratio of etching rates of the mask layer 35 and the substrate 305).


In step 3005, remainder of the resist layer 34 is lift off by a suitable solvent or ashed in a resist asher to remove any mask layer 35 support thereon. A portion of the mask layer 35 in the openings of the resist layer 34 is retained. A portion of the doped upper layer 32 is now exposed through the retained mask layer 35.


In step 3006, the exposed portion of the doped upper layer 32 and the portion of the epi layer 31 directly therebelow are deep etched to a desired depth (e.g., 1 to 20 microns) followed by an isotropic etch, until the epi layer 31 is partially exposed, to form the structures 320 with the overhanging portion 324 and the recesses 330 with the beveled inner edge. Each of the structures 320 now has the top portion 321 which is part of the upper doped layer 32 and a bottom portion 322 which is part of the epi layer 31. Deep etching includes alternating deposition and etch steps and can lead to “scalloping” on the sidewall 330b of the recesses 330, i.e. the sidewall 330b is not smooth. The sidewall 330b can be smoothed by thermal annealing or dipping into an etchant such as potassium hydroxide (KOH) followed by rinsing. The deep etching can use gases such as C4F8 and SF6.


In step 3007, the mask layer 35 is removed by a suitable such as wet etching with suitable etchant, ion milling, sputtering. The top surface 320a of the structures 320 is exposed.


In step 3008, a dopant layer 39 is conformally (i.e., isotropically) deposited on surfaces of the recesses 330 and a top surface 320a of the structures 320. The dopant layer 39 can be deposited by a suitable technique such as plating, chemical vapor deposition or atomic layer deposition. The dopant layer 39 can comprise any suitable material such as trimethylboron, triisopropylborane ((C3H7)3B), triethoxyborane ((C2H5O)3B, and/or triisopropoxyborane ((C3H7O)3B. More details can be found in an abstract of a presentation titled “Atomic layer deposition of boron oxide as dopant source for shallow doping of silicon” by Bodo Kalkofen and Edmund P. Burte in the 218th Electrochemical Society Meeting, Oct. 10, 2010-Oct. 15, 2010, which is hereby incorporated by reference in its entirety.


In step 3009, a shield layer 33 is conformally (i.e., isotropically) deposited on surfaces of the dopant layer 39. The shield layer 33 can be deposited by a suitable technique such as plating, chemical vapor deposition or atomic layer deposition. The shield layer 33 has a suitable material (such as silicon oxide, silicon nitride) and a suitable thickness (e.g., at least 10 nm, at least 100 nm or at least 1 micron) effective to prevent the dopant layer 39 from evaporation in step 3010.


In step 3010, the dopant layer 39 is diffused into the sidewall 330b, the bottom wall 330a and the top surface 320a by thermal annealing, which forms the junction layer 331 thereon. Thermal annealing can be conducted, for example, at about 850° C. for 10 to 30 minutes under a suitable atmosphere (e.g., argon).


In step 3011, the shield layer 33 is removed by a suitable technique such as wet etch using a suitable etchant such as HF. The junction layer 331 is now exposed.


In step 3012, a resist layer 36 is selectively applied such that the sidewall 330a and bottom wall 330b of the recesses 330 are free of the resist layer 36 and a top surface 331a of the junction layer 331 is completely covered by the resist layer 36. The resist layer 36 can be selectively applied by a suitable method such as the print coating method detailed hereinbelow according an embodiment.


In step 3013, the planar reflective layer 332 is anisotropically deposited (i.e., non-conformally) such that the resist layer 36 and the bottom wall 330b are covered by the planar reflective layer 332 while the sidewall 330a is free of the planar reflective layer 332. The planar reflective layer 332 can be deposited by a suitable technique such as thermal evaporation, e-beam evaporation. The planar reflective layer 332 can be any suitable material such as silver.


In step 3014, the resist layer 36 is lift off by a suitable solvent or ashed in a resist asher to remove any portion of the planar reflective layer 332 support thereon. The top surface 331a of the junction layer 320 is now exposed.


In step 3015, the cladding layer 340 is conformally (i.e., isotropically) deposited such that the planar reflective layer 332, the junction layer 331 and the top surface 331a are completely covered. The cladding layer 340 can be deposited by a suitable technique such as plating, chemical vapor deposition or atomic layer deposition. The coupling layer 360 can be then deposited using a suitable technique such as sputtering, thermal evaporation or e-beam evaporation.


In step 3016, the metal layer 352 is deposited on the doped layer 351.


The method can further comprise one or more steps of thermal annealing.



FIG. 6 shows an exemplary top cross sectional view of the photovoltaic device 100, 200 or 300. FIG. 7 shows an exemplary perspective view of the photovoltaic device 100, 200 or 300.


An embodiment of the print method used in steps 1008, 1013, 2011 and 3012 comprises: coating a roller 410 of a flexible material such as polydimethylsiloxane (PDMS) with a resist layer 420; transferring the resist layer 420 to a surface 405a of a substrate 405 by rolling the roller 410 on the surface 405a. The surface 405a can be flat or textured. During rolling the roller 410, the surface 405a can face upward or downward.


Another embodiment of the print method used in steps 1008, 1013, 2011 and 3012 comprises: coating a stamp 430 of a flexible material such as polydimethylsiloxane (PDMS) with a resist layer 420; transferring the resist layer 420 to a surface 405a of a substrate 405 by pressing the stamp 430 on the surface 405a. The surface 405a can be flat or textured. During rolling the roller 410, the surface 405a can face upward or downward.


A method of converting light to electricity comprises: exposing the photovoltaic device 100, 200 or 300 to light; reflecting light to the structures 120, 220 or 320 using the planar reflective layer 132, 232 or 332; absorbing the light and converting the light to electricity using the structures 120, 220 or 320; drawing an electrical current from the photovoltaic device 100, 200 or 300. As shown in FIGS. 8A-8C, the electrical current can be drawn from the metal layer 152 and/or the planar reflective layer 132, the metal layer 252 and/or the planar reflective layer 232, the metal layer 352 and/or the planar reflective layer 332, respectively, in the photovoltaic device 100, 200 or 300.


A photo detector according to an embodiment comprises the photovoltaic device 100, 200 or 300, wherein the photo detector is functional to output an electrical signal when exposed to light.


A method of detecting light comprises: exposing the photovoltaic device 100, 200 or 300 to light; measuring an electrical signal from the photovoltaic device 100, 200 or 300. The electrical signal can be an electrical current, an electrical voltage, an electrical conductance and/or an electrical resistance. A bias voltage can be applied to the structures 120, 220 and 320 respectively in the photovoltaic device 100, 200 or 300 when measuring the electrical signal.


While various aspects and embodiments have been disclosed herein, other aspects and embodiments will be apparent to those skilled in the art. The various aspects and embodiments disclosed herein are for purposes of illustration and are not intended to be limiting, with the true scope and spirit being indicated by the following claims.

Claims
  • 1. A photovoltaic device operable to convert light to electricity, comprising a substrate, a plurality of structures essentially perpendicular to the substrate, one or more recesses between the structures, each recess having a sidewall and a bottom wall, a planar reflective layer disposed on the bottom wall of each recess, a coupling layer and a cladding layer, wherein the structures comprise a single crystalline semiconductor material and wherein the sidewall of each recess is free of the planar reflective layer; wherein the structures have an overhanging portion along an entire contour of a top surface of the structures; wherein the coupling layer is disposed only directly above the cladding layer above the top surface in the direction of layer stacking; wherein the coupling layer is a different material distinct from the cladding layer.
  • 2. The photovoltaic device of claim 1, wherein the single crystalline semiconductor material is selected from a group consisting of silicon, germanium, group III-V compound materials, group II-VI compound materials, and quaternary materials.
  • 3. The photovoltaic device of claim 1, wherein the structures are cylinders or prisms with a cross-section selected from a group consisting of elliptical, circular, rectangular, and polygonal cross-sections, strips, or a mesh.
  • 4. The photovoltaic device of claim 1, wherein the structures are pillars with diameters from 50 nm to 5000 nm, heights from 1000 nm to 20000 nm, a center-to-center distance between two closest pillars of 300 nm to 15000 nm.
  • 5. The photovoltaic device of claim 1, wherein each recess has a rounded or beveled inner edge between the sidewall and the bottom wall thereof.
  • 6. The photovoltaic device of claim 1, wherein the planar reflective layer is a material selected from a group consisting of ZnO, Al, Au, Ag, Pd, Cr, Cu, Ti, and a combination thereof.
  • 7. The photovoltaic device of claim 1, wherein the planar reflective layer is an electrically conductive material.
  • 8. The photovoltaic device of claim 1, wherein the planar reflective layer is a metal.
  • 9. The photovoltaic device of claim 1, wherein the planar reflective layer has a reflectance of at least 50% for visible light of any wavelength.
  • 10. The photovoltaic device of claim 1, wherein the planar reflective layer has a thickness of at least 5 nm.
  • 11. The photovoltaic device of claim 1, wherein the planar reflective layer is functional to reflect light incident thereon to the structures so that the light is absorbed by the structures.
  • 12. The photovoltaic device of claim 1, wherein the planar reflective layers in all the recesses are connected.
  • 13. The photovoltaic device of claim 1, wherein the planar reflective layer is functional as an electrode of the photovoltaic device.
  • 14. The photovoltaic device of claim 1, wherein the substrate has a flat surface opposite the structures.
  • 15. The photovoltaic device of claim 14, wherein the flat surface has a doped layer and optionally a metal layer disposed on and forming an Ohmic contact with the doped layer.
  • 16. The photovoltaic device of claim 14, wherein total area of the planar reflective layer is at least 40% of a surface area of the flat surface.
  • 17. The photovoltaic device of claim 1, wherein the substrate has a thickness of at least 50 microns.
  • 18. The photovoltaic device of claim 1, wherein the structures are pillars arranged in an array; each structure is about 5 microns in height; a pitch of the structures is from 300 nm to 15 microns.
  • 19. The photovoltaic device of claim 1, further comprising a junction layer, wherein: the cladding layer is continuous;the junction layer is a doped semiconductor;the junction layer is disposed on the sidewall, on the bottom wall under the planar reflective layer, and on a top surface of the structures; and the junction layer is effective to passivate the sidewall and the bottom wall;the cladding layer is disposed over an entire exposed portion of the junction layer, the planar reflective layer and the top surface; and/or the coupling layer is disposed on the cladding layer.
  • 20. The photovoltaic device of claim 19, wherein the structures are a doped semiconductor and the structures and the junction layer have opposite conduction types; orthe structures are an intrinsic semiconductor.
  • 21. The photovoltaic device of claim 19, wherein: the junction layer has a thickness from 5 nm to 100 nm;the cladding layer is substantially transparent to visible light with a transmittance of at least 50%;the cladding layer is made of an electrically conductive material;the cladding layer is a transparent conductive oxide;the cladding layer is a material selected from a group consisting of indium tin oxide,aluminum doped zinc oxide, zinc indium oxide; and zinc tin oxide;the cladding layer has a thickness from 50 nm to 5000 nm;the cladding layer forms an Ohmic contact with the top portion;the cladding layer forms an Ohmic contact with the planar reflective layer;the cladding layer is functional as an electrode of the photovoltaic device;the doped layer has an opposite conduction type from the junction layer;the doped layer is electrically connected to each of the structures;the doped layer, the structures and the junction layer form a p-n or p-i-n junction;the cladding layer has a thickness of about 175 nm;the coupling layer is the same material as the cladding layer or different material from the cladding layer; and/ora refractive index of the structures n1, a refractive index of the cladding layer n2, a refractive index of the coupling layer n3, a refractive index of a space between the structures n4 satisfy relations of n1>n2>n4 and n1>n3>n4.
  • 22. The photovoltaic device of claim 1, further comprising a junction layer, wherein: the cladding layer in continuous;the junction layer is a doped semiconductor;the junction layer is disposed on the sidewall, on the bottom wall under the planar reflective layer, and on a top surface of the structures; and the junction layer is effective to passivate the sidewall and the bottom wall;the cladding layer is disposed over an entire exposed portion of the junction layer, the planar reflective layer and the top surface;the coupling layer is disposed on the cladding layer; and/or;each of the structures has a top portion and a bottom portion having dissimilar conduction types.
  • 23. The photovoltaic device of claim 22, wherein the top portion and the junction layer have the same conduction type; andthe structures have one of the following doping profiles:(i) the bottom portion is intrinsic and the top portion is p type;(ii) the bottom portion is n type and the top portion is p type;(iii) the bottom portion is intrinsic and the top portion is n type;(iv) the bottom portion is p type and the top portion is n type.
  • 24. The photovoltaic device of claim 22, wherein: the junction layer has a thickness from 5 nm to 100 nm;the cladding layer is substantially transparent to visible light with a transmittance of at least 50%;the cladding layer is made of an electrically conductive material; the cladding layer is a transparent conductive oxide;the cladding layer is a material selected from a group consisting of indium tin oxide, aluminum doped zinc oxide, zinc indium oxide, and zinc tin oxide;the cladding layer has a thickness from 50 nm to 5000 nm;the cladding layer forms an Ohmic contact with the top portion;the cladding layer forms an Ohmic contact with the planar reflective layer;the cladding layer is functional as an electrode of the photovoltaic device;the doped layer has an opposite conduction type from the junction layer;the doped layer is electrically connected to the bottom portion of each of the structures;the doped layer, the bottom portion, the top portion and the junction layer form a p-n or p-i-n junction;the cladding layer has a thickness of about 175 nm;and/ora refractive index of the structures n1, a refractive index of the cladding layer n2, a refractive index of the coupling layer n3, a refractive index of a space between the structures n4, satisfy relations of n1>n2>n4 and n1>n3>n4.
  • 25. A photo detector comprising the photovoltaic device of claim 1, wherein the photo detector is functional to output an electrical signal when exposed to light.
  • 26. The photovoltaic device of claim 1, wherein lattice of the substrate extends undisrupted to the structures.
  • 27. A photovoltaic device operable to convert light to electricity, comprising a substrate, a plurality of structures essentially perpendicular to the substrate, one or more recesses between the structures, each recess having a sidewall and a bottom wall, a planar reflective layer disposed on the bottom wall of each recess, a continuous cladding layer, and a coupling layer, wherein the structures are a single crystalline semiconductor material and wherein the sidewall of each recess is free of the planar reflective layer, wherein the coupling layer is a different material distinct from the continuous cladding layer, wherein the continuous cladding layer is made of an electrically conductive material and completely covers a top surface of the structures, and wherein the coupling layer is disposed on the continuous cladding layer and only directly above the cladding layer above the top surface in the direction of layer stacking of the structures.
US Referenced Citations (507)
Number Name Date Kind
1918848 Land Apr 1929 A
3903427 Pack Sep 1975 A
4017332 James Apr 1977 A
4292512 Miller Sep 1981 A
4316048 Woodall Feb 1982 A
4357415 Hartman Nov 1982 A
4387265 Dalal Jun 1983 A
4394571 Jurisson Jul 1983 A
4400221 Rahilly Aug 1983 A
4443890 Eumurian Apr 1984 A
4513168 Borden Apr 1985 A
4531055 Shepherd, Jr. Jul 1985 A
4620237 Traino Oct 1986 A
4678772 Segal et al. Jul 1987 A
4827335 Saito May 1989 A
4846556 Haneda Jul 1989 A
4857973 Yang Aug 1989 A
4876586 Dyck Oct 1989 A
4880613 Satoh Nov 1989 A
4896941 Hayashi Jan 1990 A
4950625 Nakashima Aug 1990 A
4971928 Fuller Nov 1990 A
4972244 Buffet Nov 1990 A
4990988 Lin Feb 1991 A
5071490 Yokota Dec 1991 A
5081049 Green Jan 1992 A
5096520 Faris Mar 1992 A
5124543 Kawashima Jun 1992 A
5217911 Denda Jun 1993 A
5247349 Olego Sep 1993 A
5272518 Vincent Dec 1993 A
5311047 Chang May 1994 A
5347147 Jones Sep 1994 A
5362972 Yazawa Nov 1994 A
5374841 Goodwin Dec 1994 A
5391896 Wanlass Feb 1995 A
5401968 Cox Mar 1995 A
5449626 Hezel Sep 1995 A
5468652 Gee Nov 1995 A
5602661 Schadt Feb 1997 A
5612780 Rickenbach Mar 1997 A
5671914 Kalkhoran Sep 1997 A
5696863 Kleinerman Dec 1997 A
5723945 Schermerhorn Mar 1998 A
5747796 Heard May 1998 A
5767507 Unul Jun 1998 A
5798535 Huang Aug 1998 A
5844290 Furumiya Dec 1998 A
5853446 Carre Dec 1998 A
5857053 Kane Jan 1999 A
5877492 Fujieda Mar 1999 A
5880495 Chen Mar 1999 A
5885881 Ojha Mar 1999 A
5900623 Tsang et al. May 1999 A
5943463 Unuma Aug 1999 A
5968528 Deckner et al. Oct 1999 A
6013871 Curtin Jan 2000 A
6033582 Lee Mar 2000 A
6037243 Ha et al. Mar 2000 A
6046466 Ishida et al. Apr 2000 A
6074892 Bowers et al. Jun 2000 A
6100551 Lee Aug 2000 A
6270548 Campbell Aug 2001 B1
6301420 Greenaway Oct 2001 B1
6326649 Chang Dec 2001 B1
6388243 Berezin May 2002 B1
6388648 Clifton May 2002 B1
6407439 Hier Jun 2002 B1
6459034 Muramoto et al. Oct 2002 B2
6463204 Ati Oct 2002 B1
6542231 Garrett Apr 2003 B1
6563995 Keaton May 2003 B2
6566723 Vook May 2003 B1
6680216 Kwasnick et al. Jan 2004 B2
6709929 Zhang Mar 2004 B2
6720594 Rahn Apr 2004 B2
6771314 Bawolek Aug 2004 B1
6805139 Savas Oct 2004 B1
6812473 Amemiya Nov 2004 B1
6904187 Fischer et al. Jun 2005 B2
6927145 Yang Aug 2005 B1
6960526 Shah Nov 2005 B1
6967120 Jang Nov 2005 B2
6969899 Yaung Nov 2005 B2
6987258 Mates Jan 2006 B2
6996147 Majumdar Feb 2006 B2
7052927 Fletcher May 2006 B1
7064372 Duan Jun 2006 B2
7105428 Pan Sep 2006 B2
7106938 Baek et al. Sep 2006 B2
7109517 Zaidi Sep 2006 B2
7153720 Augusto Dec 2006 B2
7163659 Stasiak Jan 2007 B2
7192533 Bakkers Mar 2007 B2
7208783 Palsule Apr 2007 B2
7230286 Cohen Jun 2007 B2
7235475 Kamins Jun 2007 B2
7241434 Anthony Jul 2007 B2
7253017 Roscheisen Aug 2007 B1
7254151 Lieber Aug 2007 B2
7262400 Yaung Aug 2007 B2
7265328 Mouli Sep 2007 B2
7272287 Bise Sep 2007 B2
7285812 Tang et al. Oct 2007 B2
7306963 Linden Dec 2007 B2
7307327 Bahl Dec 2007 B2
7311889 Awano Dec 2007 B2
7326915 Kaluzhny Feb 2008 B2
7330404 Peng Feb 2008 B2
7335962 Mouli Feb 2008 B2
7336860 Cyr Feb 2008 B2
7339110 Mulligan et al. Mar 2008 B1
7358583 Reznik Apr 2008 B2
7381966 Starikov Jun 2008 B2
7388147 Mulligan Jun 2008 B2
7416911 Heath et al. Aug 2008 B2
7446025 Cohen Nov 2008 B2
7462774 Roscheisen et al. Dec 2008 B2
7471428 Ohara Dec 2008 B2
7491269 Legagneux Feb 2009 B2
7507293 Li Mar 2009 B2
7521322 Tang et al. Apr 2009 B2
7524694 Adkisson Apr 2009 B2
7582587 Dufresne et al. Sep 2009 B2
7582857 Gruev et al. Sep 2009 B2
7598482 Verhulst Oct 2009 B1
7622367 Nuzzo Nov 2009 B1
7626685 Jin Dec 2009 B2
7646138 Williams Jan 2010 B2
7646943 Wober Jan 2010 B1
7647695 MacNutt Jan 2010 B2
7649665 Kempa et al. Jan 2010 B2
7655860 Parsons Feb 2010 B2
7663202 Wang et al. Feb 2010 B2
7692860 Sato et al. Apr 2010 B2
7704806 Chae Apr 2010 B2
7713779 Firon May 2010 B2
7719678 Kamins May 2010 B2
7719688 Kamins May 2010 B2
7732769 Snider Jun 2010 B2
7732839 Sebe Jun 2010 B2
7736954 Hussain Jun 2010 B2
7740824 Godfried Jun 2010 B2
7790495 Assefa et al. Sep 2010 B2
7872324 Kim Jan 2011 B2
7888155 Chen Feb 2011 B2
7902540 Cohen Mar 2011 B2
7948555 Kwon et al. May 2011 B2
8030729 Quitoriano Oct 2011 B2
8035184 Dutta et al. Oct 2011 B1
8049203 Samuelson Nov 2011 B2
8063450 Wernersson et al. Nov 2011 B2
8067299 Samuelson Nov 2011 B2
8067736 Gruss Nov 2011 B2
8084728 Tsang Dec 2011 B2
8093675 Tsunemi et al. Jan 2012 B2
8118170 Sato Feb 2012 B2
8143658 Samuelson Mar 2012 B2
8154127 Kamins Apr 2012 B1
8193524 Bjoerk Jun 2012 B2
8208776 Tokushima Jun 2012 B2
8212136 Shirai et al. Jul 2012 B2
8212138 Landis Jul 2012 B2
8222705 Ogino Jul 2012 B2
8242353 Karg Aug 2012 B2
8269985 Wober Sep 2012 B2
8274039 Wober Sep 2012 B2
8299472 Yu et al. Oct 2012 B2
8330090 Agarwal Dec 2012 B2
8384007 Yu et al. Feb 2013 B2
8455857 Samuelson Jun 2013 B2
8471190 Wober Jun 2013 B2
8514411 Wober Aug 2013 B2
8546742 Wober Oct 2013 B2
8748799 Wober Jun 2014 B2
8766272 Yu et al. Jul 2014 B2
8791470 Wober Jul 2014 B2
8810808 Wober Aug 2014 B2
8835831 Yu et al. Sep 2014 B2
8866065 Wober Oct 2014 B2
9000353 Seo Apr 2015 B2
20020003201 Yu Jan 2002 A1
20020020846 Pi et al. Feb 2002 A1
20020021879 Lee Feb 2002 A1
20020071468 Sandstrom Jun 2002 A1
20020104821 Bazylenko Aug 2002 A1
20020109082 Nakayama Aug 2002 A1
20020117675 Mascarenhas Aug 2002 A1
20020130311 Lieber Sep 2002 A1
20020172820 Majumdar Nov 2002 A1
20030003300 Korgel Jan 2003 A1
20030006363 Campbell Jan 2003 A1
20030077907 Kao et al. Apr 2003 A1
20030089899 Lieber May 2003 A1
20030103744 Koyama Jun 2003 A1
20030132480 Chau Jul 2003 A1
20030160176 Vispute Aug 2003 A1
20030189202 Li Oct 2003 A1
20030227090 Okabe Dec 2003 A1
20040011975 Nicoli Jan 2004 A1
20040021062 Zaidi Feb 2004 A1
20040026684 Empedocles Feb 2004 A1
20040058058 Shchegolikhin Mar 2004 A1
20040065362 Watabe Apr 2004 A1
20040075464 Samuelson Apr 2004 A1
20040095658 Buretea May 2004 A1
20040109666 Kim Jun 2004 A1
20040114847 Fischer et al. Jun 2004 A1
20040118337 Mizutani Jun 2004 A1
20040118377 Bloms Jun 2004 A1
20040122328 Wang Jun 2004 A1
20040124366 Zeng Jul 2004 A1
20040155247 Benthien Aug 2004 A1
20040156610 Charlton et al. Aug 2004 A1
20040160522 Fossum Aug 2004 A1
20040180461 Yaung Sep 2004 A1
20040213307 Lieber Oct 2004 A1
20040217086 Kawashima Nov 2004 A1
20040223681 Block Nov 2004 A1
20040241965 Merritt Dec 2004 A1
20040252957 Schmidt et al. Dec 2004 A1
20040261840 Schmit Dec 2004 A1
20050009224 Yang Jan 2005 A1
20050035381 Holm Feb 2005 A1
20050082676 Andry Apr 2005 A1
20050087601 Gerst, III Apr 2005 A1
20050095699 Miyauchi et al. May 2005 A1
20050109388 Murakami May 2005 A1
20050116271 Kato Jun 2005 A1
20050133476 Islam Jun 2005 A1
20050161662 Majumdar Jul 2005 A1
20050164514 Rauf Jul 2005 A1
20050190453 Dobashi Sep 2005 A1
20050201704 Ellwood Sep 2005 A1
20050218468 Owen Oct 2005 A1
20050224707 Guedj Oct 2005 A1
20050242409 Yang Nov 2005 A1
20050284517 Shinohara Dec 2005 A1
20060011362 Tao Jan 2006 A1
20060027071 Barnett Feb 2006 A1
20060038990 Habib et al. Feb 2006 A1
20060113622 Adkisson Jun 2006 A1
20060115230 Komoguchi et al. Jun 2006 A1
20060121371 Wu Jun 2006 A1
20060146323 Bratkovski Jul 2006 A1
20060162766 Gee Jul 2006 A1
20060180197 Gui Aug 2006 A1
20060208320 Tsuchiya et al. Sep 2006 A1
20060257071 Bise Nov 2006 A1
20060260674 Tran Nov 2006 A1
20060273262 Sayag Dec 2006 A1
20060273389 Cohen Dec 2006 A1
20060284118 Asmussen Dec 2006 A1
20070012980 Duan Jan 2007 A1
20070012985 Stumbo Jan 2007 A1
20070023799 Boettiger Feb 2007 A1
20070025504 Tumer Feb 2007 A1
20070029545 Striakhilev Feb 2007 A1
20070052050 Dierickx Mar 2007 A1
20070076481 Tennant Apr 2007 A1
20070082255 Sun Apr 2007 A1
20070099292 Miller May 2007 A1
20070104441 Ahn et al. May 2007 A1
20070107773 Fork May 2007 A1
20070108371 Stevens May 2007 A1
20070114622 Adkisson May 2007 A1
20070120254 Hurkx et al. May 2007 A1
20070126037 Ikeda Jun 2007 A1
20070137697 Kempa Jun 2007 A1
20070138376 Naughton Jun 2007 A1
20070138380 Adkisson et al. Jun 2007 A1
20070138459 Wong Jun 2007 A1
20070139740 Igura Jun 2007 A1
20070140638 Yang Jun 2007 A1
20070145512 Rhodes Jun 2007 A1
20070148599 True Jun 2007 A1
20070152248 Choi Jul 2007 A1
20070155025 Zhang Jul 2007 A1
20070164270 Majumdar Jul 2007 A1
20070170418 Bowers Jul 2007 A1
20070172623 Kresse Jul 2007 A1
20070172970 Uya Jul 2007 A1
20070187787 Ackerson Aug 2007 A1
20070196239 Vink Aug 2007 A1
20070200054 Reznik Aug 2007 A1
20070205483 Williams Sep 2007 A1
20070217754 Sasaki Sep 2007 A1
20070228421 Shioya et al. Oct 2007 A1
20070238265 Kurashina Oct 2007 A1
20070238285 Borden Oct 2007 A1
20070241260 Jaeger Oct 2007 A1
20070246689 Ge Oct 2007 A1
20070248958 Jovanovich Oct 2007 A1
20070272828 Xu Nov 2007 A1
20070278500 Lin Dec 2007 A1
20070285378 Lankhorst Dec 2007 A1
20070290193 Tucker Dec 2007 A1
20070290265 Augusto Dec 2007 A1
20080001498 Muller Jan 2008 A1
20080006319 Bettge Jan 2008 A1
20080006891 Gadeken et al. Jan 2008 A1
20080029701 Onozawa Feb 2008 A1
20080036038 Hersee Feb 2008 A1
20080044984 Hsieh Feb 2008 A1
20080047601 Nag et al. Feb 2008 A1
20080047604 Korevaar et al. Feb 2008 A1
20080055451 Kanbe Mar 2008 A1
20080065451 For et al. Mar 2008 A1
20080073742 Adkisson Mar 2008 A1
20080079022 Yamamoto Apr 2008 A1
20080079076 Sheen Apr 2008 A1
20080083963 Hsu et al. Apr 2008 A1
20080088014 Adkisson Apr 2008 A1
20080090401 Bratkovski Apr 2008 A1
20080092938 Majumdar Apr 2008 A1
20080096308 Santori Apr 2008 A1
20080108170 Adkisson May 2008 A1
20080116537 Adkisson May 2008 A1
20080128760 Jun Jun 2008 A1
20080137188 Sato et al. Jun 2008 A1
20080143906 Allemand et al. Jun 2008 A1
20080145965 Reznik Jun 2008 A1
20080149914 Samuelson et al. Jun 2008 A1
20080149944 Samuelson et al. Jun 2008 A1
20080157253 Starikov Jul 2008 A1
20080166883 Liu et al. Jul 2008 A1
20080169017 Korevaar Jul 2008 A1
20080169019 Korevaar Jul 2008 A1
20080173615 Kim Jul 2008 A1
20080178924 Kempa Jul 2008 A1
20080188029 Rhodes Aug 2008 A1
20080191278 Maekawa Aug 2008 A1
20080191298 Lin Aug 2008 A1
20080211945 Hong Sep 2008 A1
20080218740 Williams Sep 2008 A1
20080224115 Bakkers Sep 2008 A1
20080225140 Raynor Sep 2008 A1
20080233280 Blanchet Sep 2008 A1
20080237568 Kobayashi Oct 2008 A1
20080246020 Kawashima Oct 2008 A1
20080246123 Kamins Oct 2008 A1
20080248304 Hanrath Oct 2008 A1
20080251780 Li Oct 2008 A1
20080258747 Kluth Oct 2008 A1
20080260225 Szu Oct 2008 A1
20080264478 Ahn Oct 2008 A1
20080266556 Kamins Oct 2008 A1
20080266572 Kamins Oct 2008 A1
20080271783 Murakami et al. Nov 2008 A1
20080277646 Kim Nov 2008 A1
20080283728 Inoue Nov 2008 A1
20080283883 Shim Nov 2008 A1
20080297281 Ayazi Dec 2008 A1
20080311693 Maxwell et al. Dec 2008 A1
20080311712 Anwat et al. Dec 2008 A1
20090001498 Wang Jan 2009 A1
20090020150 Atwater et al. Jan 2009 A1
20090020687 Lehmann et al. Jan 2009 A1
20090032687 Lapstun Feb 2009 A1
20090046362 Guo Feb 2009 A1
20090046749 Mizuuchi Feb 2009 A1
20090050204 Habib Feb 2009 A1
20090052029 Dai et al. Feb 2009 A1
20090057650 Lieber Mar 2009 A1
20090072145 Peczalski Mar 2009 A1
20090104160 Young Apr 2009 A1
20090120498 Yamazaki May 2009 A1
20090121136 Gruss May 2009 A1
20090127442 Lee May 2009 A1
20090146198 Joe Jun 2009 A1
20090151782 Ko Jun 2009 A1
20090152664 Klem Jun 2009 A1
20090153961 Murakami et al. Jun 2009 A1
20090165844 Dutta Jul 2009 A1
20090173976 Augusto Jul 2009 A1
20090179225 Fertig et al. Jul 2009 A1
20090179289 Park Jul 2009 A1
20090188552 Wang Jul 2009 A1
20090189144 Quitoriano Jul 2009 A1
20090189145 Wang et al. Jul 2009 A1
20090194160 Chin et al. Aug 2009 A1
20090199597 Danley Aug 2009 A1
20090201400 Zhang et al. Aug 2009 A1
20090206405 Doyle Aug 2009 A1
20090211622 Frolov Aug 2009 A1
20090223558 Sun et al. Sep 2009 A1
20090224245 Umezaki Sep 2009 A1
20090224349 Gambino Sep 2009 A1
20090230039 Hoenig et al. Sep 2009 A1
20090233445 Lee Sep 2009 A1
20090242018 Ahn Oct 2009 A1
20090243016 Kawahara et al. Oct 2009 A1
20090244514 Jin Oct 2009 A1
20090260687 Park Oct 2009 A1
20090261438 Choi Oct 2009 A1
20090266418 Hu et al. Oct 2009 A1
20090266974 Verhulst Oct 2009 A1
20090272423 Niira Nov 2009 A1
20090278998 El-Ghoroury et al. Nov 2009 A1
20090289320 Cohen Nov 2009 A1
20090305454 Cohen Dec 2009 A1
20100006817 Ohlsson et al. Jan 2010 A1
20100019252 Bratkovski et al. Jan 2010 A1
20100019296 Cha Jan 2010 A1
20100019355 Kamins Jan 2010 A1
20100025710 Yamada et al. Feb 2010 A1
20100078055 Vidu Apr 2010 A1
20100078056 Hovel Apr 2010 A1
20100090341 Wan Apr 2010 A1
20100101633 Park Apr 2010 A1
20100104494 Meng Apr 2010 A1
20100110433 Nedelcu et al. May 2010 A1
20100116976 Wober May 2010 A1
20100126573 Youtsey May 2010 A1
20100127153 Agarwal May 2010 A1
20100132779 Hong et al. Jun 2010 A1
20100133986 Kim et al. Jun 2010 A1
20100136721 Song Jun 2010 A1
20100148221 Yu Jun 2010 A1
20100163714 Wober Jul 2010 A1
20100163941 Jung Jul 2010 A1
20100178018 Augusto Jul 2010 A1
20100186809 Samuelson et al. Jul 2010 A1
20100187404 Klem Jul 2010 A1
20100200065 Choi Aug 2010 A1
20100207103 Farrow Aug 2010 A1
20100218816 Guha Sep 2010 A1
20100229939 Shen Sep 2010 A1
20100230653 Chen Sep 2010 A1
20100237454 Fujisawa Sep 2010 A1
20100240104 Xiao Sep 2010 A1
20100244108 Kohnke et al. Sep 2010 A1
20100244169 Maeda et al. Sep 2010 A1
20100249877 Naughton Sep 2010 A1
20100258184 Laughlin Oct 2010 A1
20100276572 Iwabuchi Nov 2010 A1
20100277607 Choi Nov 2010 A1
20100282314 Coakley Nov 2010 A1
20100295019 Wang et al. Nov 2010 A1
20100302440 Wober Dec 2010 A1
20100304061 Ye et al. Dec 2010 A1
20100308214 Wober Dec 2010 A1
20100313952 Coakley Dec 2010 A1
20100319763 Park Dec 2010 A1
20100320444 Dutta Dec 2010 A1
20110018424 Takada Jan 2011 A1
20110036396 Jayaraman Feb 2011 A1
20110037133 Su et al. Feb 2011 A1
20110049572 Jeon et al. Mar 2011 A1
20110050042 Choi et al. Mar 2011 A1
20110057231 Jeon et al. Mar 2011 A1
20110057234 Jeon et al. Mar 2011 A1
20110057286 Jeon et al. Mar 2011 A1
20110080508 Katsuno et al. Apr 2011 A1
20110084212 Clark Apr 2011 A1
20110127490 Mi Jun 2011 A1
20110133060 Yu et al. Jun 2011 A1
20110133160 Yu et al. Jun 2011 A1
20110135814 Miyauchi et al. Jun 2011 A1
20110139176 Cheung et al. Jun 2011 A1
20110146771 Chuang et al. Jun 2011 A1
20110147870 Ang et al. Jun 2011 A1
20110180894 Samuelson Jul 2011 A1
20110195577 Kushibiki et al. Aug 2011 A1
20110220191 Flood Sep 2011 A1
20110226937 Yu et al. Sep 2011 A1
20110248315 Nam Oct 2011 A1
20110249219 Evans Oct 2011 A1
20110249322 Wang Oct 2011 A1
20110253982 Wang et al. Oct 2011 A1
20110272014 Mathai et al. Nov 2011 A1
20110297214 Kim Dec 2011 A1
20110309237 Seo et al. Dec 2011 A1
20110309240 Yu et al. Dec 2011 A1
20110309331 Yu Dec 2011 A1
20110315988 Yu et al. Dec 2011 A1
20110316106 Kim Dec 2011 A1
20120006390 Huo et al. Jan 2012 A1
20120009714 Mouli Jan 2012 A1
20120014837 Fehr et al. Jan 2012 A1
20120029328 Shimizu Feb 2012 A1
20120031454 Fogel Feb 2012 A1
20120060905 Fogel Mar 2012 A1
20120075513 Chipman et al. Mar 2012 A1
20120153124 Yu Jun 2012 A1
20120192939 Tamboli et al. Aug 2012 A1
20120196383 Nitkowski et al. Aug 2012 A1
20120196401 Graham Aug 2012 A1
20120240999 Yoshida Sep 2012 A1
20120258563 Ogino Oct 2012 A1
20120280345 Zhu Nov 2012 A1
20120298843 Yu Nov 2012 A1
20120313078 Fukui Dec 2012 A1
20120318336 Hekmatshoar-Tabari et al. Dec 2012 A1
20120322164 Lal Dec 2012 A1
20130000704 Fogel Jan 2013 A1
20130020620 Wober Jan 2013 A1
20130037100 PlatzerBjorkman Feb 2013 A1
20130112256 Yu May 2013 A1
20130125965 Hazeghi et al. May 2013 A1
20130174904 Yamasaki Jul 2013 A1
20130220406 Day Aug 2013 A1
20130341749 Yu et al. Dec 2013 A1
20140045209 Chou Feb 2014 A1
20140096816 Atwater et al. Apr 2014 A1
20140117401 Herner May 2014 A1
20150171272 Luo Jun 2015 A1
Foreign Referenced Citations (67)
Number Date Country
1624925 Jun 2005 CN
1306619 Mar 2007 CN
100350429 Nov 2007 CN
101221993 Jul 2008 CN
101459185 Jun 2009 CN
100568516 Dec 2009 CN
101675522 Mar 2010 CN
101681941 Mar 2010 CN
103201858 Jul 2013 CN
1367819 Dec 2003 EP
0809303 Sep 2006 EP
2013513254 Apr 2013 EP
2923651 May 2009 FR
2348399 Apr 2000 GB
59198413708 Jan 1984 JP
2000324396 Nov 2000 JP
2002-151715 May 2002 JP
2005-252210 Sep 2005 JP
2005328135 Nov 2005 JP
2007134562 May 2007 JP
2007152548 Jun 2007 JP
2007184566 Jul 2007 JP
2007520877 Jul 2007 JP
2007201091 Aug 2007 JP
2007317961 Dec 2007 JP
2008288585 Nov 2008 JP
2009506546 Feb 2009 JP
2009236914 Oct 2009 JP
2012543250 Apr 2013 JP
2013513253 Apr 2013 JP
I318418 May 2004 TW
I228782 Mar 2005 TW
200535914 Nov 2005 TW
200536048 Nov 2005 TW
200742115 Apr 2007 TW
200810100 Feb 2008 TW
200814308 Mar 2008 TW
200845402 Nov 2008 TW
200847412 Dec 2008 TW
200915551 Apr 2009 TW
200941716 Oct 2009 TW
I320235 Feb 2010 TW
201027730 Jul 2010 TW
201034172 Sep 2010 TW
201044610 Dec 2010 TW
201140859 Nov 2011 TW
8603347 Jun 1986 WO
0002379 Jan 2000 WO
02069623 Sep 2002 WO
03107439 Dec 2003 WO
03107439 Dec 2003 WO
2005064337 Jul 2005 WO
2007000879 Jan 2007 WO
2008069565 Jun 2008 WO
2008079076 Jul 2008 WO
2008131313 Oct 2008 WO
2008135905 Nov 2008 WO
2008135905 Nov 2008 WO
2008143727 Nov 2008 WO
2008131313 Dec 2008 WO
2009099841 Aug 2009 WO
2009116018 Sep 2009 WO
2009137241 Nov 2009 WO
2010019887 Feb 2010 WO
2010039631 Apr 2010 WO
2010067958 Aug 2010 WO
2011074457 Jun 2011 WO
Non-Patent Literature Citations (226)
Entry
Kalkofen et al., Atomic Layer Deposition of Boron Oxide as Dopant Source for Shallow Doping of Silicon, Meeting Abstract 943, 217th ECS Meeting, MA2010-01, Apr. 25-30, 2010, Vancouver Canada, E1—Advanced Gate Stack, Source / Drain, and Channel Engineering for Si-Based CMOS 6: New Materials, Processes, and Equipment.
Lee et al., Vertical Pillar-Superlattice Array and Graphene Hybrid Light Emitting Diodes, Nano Letters, 2010, vol. 10, pp. 2783-2788.
William Shockley and H. Queisser, Detailed Balance Limit of Efficiency of p-n Junction Solar Cells, J. of Appl. Physics, Mar. 1961, 32(3).
International Preliminary Report on Patentability for PCT International Application No. PCT/US2010/035722, mailed Nov. 3, 2011.
International Search Report and Written Opinion for PCT International Patent Application No. PCT/US2011/060348, mailed Mar. 9, 2012.
International Search Report and Written Opinion for PCT International Patent Application No. PCT/US2011/064635, mailed Apr. 13, 2012.
International Search Report and Written Opinion for PCT International Patent Application No. PCT/US2011/066097, mailed Mar. 12, 2012.
International Search Report and Written Opinion for PCT International Patent Application No. PCT/US2011/067712, mailed May 3, 2012.
U.S. Office Action for U.S. Appl. No. 13/048,635, mailed Jun. 6, 2013, 24 pages.
U.S. Office Action for U.S. Appl. No. 12/966,535, mailed Jun. 14, 2013, 22 pages.
Baomin Wang and Paul W. Leu, Nanotechology 23 (2012) 194003, 7 pages.
Sangmoo Jeon, et al., Nano Lett. 2012, 12, 2971-2976.
Sangmoo Jeong et al., J. Vac. Sci. Technol. A 30(6), Nov./Dec. 2012.
Sarkar et. al., Integrated polarization-analyzing CMOS image sensor for detecting incoming light ray direction, Sensors Application Symposium (SAS), Mar. 29, 2012, p. 194-199, 1010 IEEE.
Jin-Kon Kim; ‘New Functional Nanomaterials Based on Block Copolymers’ http://www.ziu.edu.cn/adver/subjectizyhd/jz0707061313.html, Jul. 7, 2011.
Ozgur Yavuzcetin, et al.; ‘Index-tuned Anti-reflective Coating using a Nanostructured Metamaterial’; http://www.umass.edu/research/rld/bioportal/vuewtech.php?tid=40, Feb. 28, 2007.
Reynard Corporation; ‘Anti-Reflection Coatings (AR)’, http://www.reynardcorp.com/coating—anti—reflection.php, undated.
Shimizu et al., Homoepitaxial Growth of Vertical Si Nanowires on Si(100) Substrate using Anodic Aluminum Oxide Template, (abstract only), Materials Research Society, Fall 2007.
Wang, Introduction to Nanotechnology—Where Opportunities arise & Great Future Being Built from Small Things, Fall 2008.
U.S. Office Action for U.S. Appl. No. 13/494,661, notification date Nov. 7, 2012.
International Preliminary Report on Patentability for PCT International Patent Application No. PCT/U62009/055963, mailed Mar. 17, 2011.
International Search Report and Written Opinion for PCT International Patent Application No. PCT/US2009/055963, mailed Oct. 15, 2009.vbTab.
Pain et al., A Back-Illuminated Megapixel CMOS Image Sensor, IEEE Workshop on Charge-Coupled Devices and Advanced Image Sensors, Karuizawa, Japan, Jun. 9-11, 2005, Jet Propulsion Laboratory, National Aeronautics and Space Administration, Pasadena California.
CMOS image sensor pixel microlens array optimization using FDTD Solutions, http://www.lumerical—com/ fdtd—microlens/cmos—image—sensor—pixel—microlens.php, pp. 1-2, Jun. 25, 2008.
“CMOS image sensor pixel optical efficiency and optical crosstalk optimization using FDTD Solutions” www.lumerical.com/fdtd—microlens/cmos—image—sensor—pixel—microlens.php, Mar. 19, 2009.
Adler, Nanowire Lawns Make for Sheets of Image Sensors, NewScientist.com, Jul. 28, 2008.
Babinec et al., High-Flux, Low-Power Diamond Nanowire Single-Photon Source Arrays: An Enabling Material for Optical and Quantum Computing and Cryptography, obtained on Jul. 22, 2010 at URL: <http://otd.harvard.edu/technologies/tech.php?case=3702>.
Baillie et al., ‘Zero-space microlenses for CMOS image sensors: optical modeling and lithographic process development’, Publication Date May 2004, http://adsabs.harvard.edu/abs/2004SPIE.5377..953B, pp. 1-2.vbTab.
Barclay et al., Chip-Based Microcavities Coupled to NV Centers in Single Crystal Diamond, Applied Physics Letters, Nov. 12, 2009, vol. 95, Issue 19.
Brouri et al., Photon Antibunching in the Flurescence of Individual Colored Centers in Diamond, Optics Letters, Sep. 1, 2000, vol. 25, Issue 17.
Chung, Sung-Wook et al. Silicon Nanowire Devices. Applied Physics Letters, vol. 76, No. 15 (Apr. 10, 2000), pp. 2068-2070.
Deptuch et al., Vertically Integrated Circuits at Fermilab, IEEE Transactions on Nuclear Science, Aug. 2010, vol. 54, Issue 4, pp. 2178-2186.
Ekroll, On the Nature of Simultaneous Color Contrast, Dissertation, University of Kiel, 2005.
Fan et al., Large-Scale, Heterogeneous Integration of Nanowire Arrays for Image Sensor Circuitry, Proceedings of the National Academy of Sciences (PNAS) of the United States of America, Aug. 12, 2008, vol. 105, No. 32.
Fang et al., Fabrication of Slantingly-Aligned Silicon Nanowire Arrays for Solar Cell Applications, Nanotechnology, 2008, vol. 19, No. 25.
Furumiya, et al. “High-sensitivity and no-crosstalk pixel technology for embedded CMOS image sensor”; IEEE Electron Device Letters, vol. 48, No. 10, Oct. 2001.
Gadelrab et al., The Source-Gated Amorphous Silicon Photo-Transistor, IEEE Transactions on Electron Devices, Oct. 1997, vol. 44, No. 10, pp. 1789-1794.
Gambino et al., ‘CMOS Imager with Copper Wiring and Lightpipe,’ Electron Devices Meeting, 2006. IEDM '06, International Publication Date: Dec. 11-13, 2006, pp. 1-4.
Garnett et al., Light Trapping in Silicon Nanowire Solar Cells, Nanoletters, Jan. 28, 2010, vol. 10, No. 3, pp. 1082-1087.
Ge et al., Orientation-Controlled Growth of Single-Crystal Silicon-Nanowire Arrays, Advanced Materials, Jan. 18, 2005, vol. 17, No. 1, pp. 56-61.
Guillaumée, et al., Polarization Sensitive Silicon Photodiodes Using Nanostructured Metallic Grids, Applied Physics Letters 94, 2009.
Hanrath et al., Nucleation and Growth of Germanium Nanowires Seeded by Organic Monolayer-Coated Gold Nanocrystals, J. Am. Chem. Soc., Feb. 20, 2002, vol. 124, No. 7, pp. 1424-1429.
Hanrath et al., Supercritical Fluid-Liquid-Solid (SFLS) Synthesis of Si and Ge Nanowires Seeded by Colloidal Metal Nanocrystals, Advanced Materials, Mar. 4, 2003, vol. 15, No. 5, pp. 437-440.
Hochbaum et al., Controlled Growth of Si Nanowire Arrays for Device Integration, Nano Letters, Mar. 2005, vol. 5, No. 3, pp. 457-460.
Holmes et al., Control of Thickness and Orientation of Solution-Grown Silicon Nanowires, Science, Feb. 25, 2000, vol. 287, No. 5457, pp. 1471-1473.
International Search Report and Written Opinion for PCT International Application No. PCT/US2010/035722, mailed Jul. 20, 2010.
International Search Report and Written Opinion for PCT International Application No. PCT/US2010/035726, mailed Jul. 21, 2010.
International Search Report and Written Opinion for PCT International Application No. PCT/US2010/057227, mailed Jan. 26, 2011.
International Search Report and Written Opinion for PCT International Patent Application No. PCT/US2010/035727, mailed Sep. 27, 2010.
International Search Report and Written Opinion for PCT International Patent Application No. PCT/US2010/051435, mailed Dec. 3, 2010.
International Search Report and Written Opinion for PCT International Patent Application No. PCT/US2010/051446, mailed Jan. 3, 2011.
International Search Report and Written Opinion for PCT International Patent Application No. PCT/US2010/059468, mailed Feb. 11, 2011.
International Search Report and Written Opinion for PCT International Patent Application No. PCT/US2010/059491, mailed Feb. 9, 2011.
International Search Report and Written Opinion for PCT International Patent Application No. PCT/US2010/059501, mailed Feb. 15, 2011.
International Search Report and Written Opinion for PCT International Patent Application No. PCT/US2010/059504, mailed Apr. 7, 2011.
Jin-Kon Kim; ‘New Functional Nanomaterials Based on Block Copolymers’ http://www.ziu.edu.cn/adver/subjectizyhd/jz0707061313.html.
Juan et al., High Aspect Ratio Polymide Etching Using an Oxygen Plasma Generated by Electron Cyclotron Resonance Source, Journal of Vacuum Science and Technology, Jan./Feb. 1994, vol. 12, No. 1., pp. 422-426.
Junger, et. al., Polarization- and wavelength-sensitive sub-wavelength structures fabricated in the metal layers of deep submicron CMOS processes, Proc. of SPIE, vol. 7712, 2010.
Kane, Why Nanowires Make Great Photodetectors, EurekAlert.com article, Apr. 25, 2007.
Kempa, Thomas J. et al. Single and Tandem Axial p-i-n Nanowire Photovoltaic Devices. Nano Letters. 2008, vol. 8, No. 10, 3456-3460.
Kim et al., Electronic Structure of Vertically Aligned Mn-Doped CoFe2O4 Nanowires and Their Application as Humidity Sensors and Photodetectors, Journal of Physical Chemistry C, Apr. 7, 2009.
Law, et al., ‘Semiconductor Nanowires and Nanotubes’; Annu. Rev. Mater. Res. 2004, 34:83-122.
Lin et al., Fabrication of Nanowire Anisotropic Conductive Film for Ultra-fine Pitch Flip Chip Interconnection, Electronic Components and Technology Conference, Jun. 20, 2005, 55th Proceedings, pp. 66-70.
Lin et al., Reducing Dark Current in a High-Speed Si-Based Interdigitated Trench-Electrode MSM Photodetector, IEEE Transactions on Electron Devices, May 2003, vol. 50, No. 5, pp. 1306-1313.
Loncar et al., Diamond Nanotechnology, SPIE Newsroom, May 18, 2010, obtained at url: <http://spie.org/x40194.xml?ArticleID=x40194>.
Loose et al., CMOS Detector Technology, Scientific Detector Workshop, Sicily, 2005, Experimental Astronomy, vol. 19, Issue 1-3, pp. 111-134.
Lu et al., Growth of Single Crystal Silicon Nanowires in Supercritical Solution from Tethered Gold Particles on a Silicon Substrate, NanoLetters, Jan. 2003, vol. 3, No. 1, pp. 93-99.
Lugstein et al., Ga/Au Alloy Catalyst for Single Crystal Silicon-Nanowire Epitaxy, Applied Physics Letters, Jan. 8, 2007, vol. 90, No. 2, pp. 023109-1-023109-3.
Madou, Properties and Growth of Silicon, Including Crystalline Silicon, Fundamentals of Microfabrication, 2nd Ed., CRC Press, 2002, pp. 125-204.
Makarova et al., Fabrication of High Density, High-Aspect-Ratio Polyimide Nanofilters, Journal of Vacuum Science and Technology, Nov./Dec. 2009, vol. 27, No. 6., pp. 2585-2587.
Morales et al., A Laser Ablation Method for the Synthesis of Crystalline Semiconductor Nanowires, Science, Jan. 9, 1998, vol. 279, pp. 208-211.
N.L. Dmitruk, et al.; ‘Modeling and Measurement of Optical Response of 1D Array of Metallic Nanowires for Sensing and Detection Application’; 26th International Conference on Microelectronics (MIEL 2008), Nis, Serbia, May 11-14, 2008.
Nguyen et al., Deep Reactive Ion etching of Polyimide for Microfluidic Applications, Journal of the Korean Physical Society, Sep. 2007, vol. 51, No. 3, pp. 984-988.
Ozgur Yavuzcetin, et al.; ‘Index-tuned Anti-reflective Coating using a Nanostructured Metamaterial’; http://www.umass.edu/research/rld/bioportal/vuewtech.php?tid=40.
Parraga et al., Color and Luminance Information in Natural Scenes, Journal of Optical Society of America A, Optics, Image, Science and Vision, Jun. 1998, vol. 15, No. 6.
Reynard Corporation; ‘Anti-Reflection Coatings (AR)’, http://www.reynardcorp.com/coating—anti—reflection.php.
Rosfjord et al., Nanowire Single-Photon Detector with an Integrated Optical Cavity and Anti-Reflection Coating, Optics Express: The International Electronic Journal of Optics, Jan. 23, 2006, vol. 14, No. 2, pp. 527-534.
Rugani, First All-Nanowire Sensor, Technology Review, Aug. 13, 2008, Published by MIT.
Rutter, Diamond-Based Nanowire Devices Advance Quantum Science, SEAS Communications, Feb. 14, 2010, obtained at url:<http://news.harvard.edu/gazette/story/2010/02/digging-deep-into-diamonds/>.
Sarkar et. al., Integrated polarization-analyzing CMOS image sensor for detecting incoming light ray direction, Sensors Application Symposium (SAS) p. 194-199, 1010 IEEE.
Schmidt et al., Realization of a Silicon Nanowire Vertical Surround-Gate Field-Effect Effect Transistor, Small, Jan. 2006, vol. 2, No. 1, pp. 85-88.
Shimizu et al., Homoepitaxial Growth of Vertical Si Nanowires on Si(100) Substrate using Anodic Aluminum Oxide Template, (abstract only), Materials Research Society.
Song et al., Vertically Standing Ge Nanowires on GaAs(110) Substrates, Nanotechnology 19, Feb. 21, 2008.
T. H. Hsu, et al. ‘Light Guide for Pixel Crosstalk Improvement in Deep Submicron CMOS Image Sensor’; IEEE Electron Device Letters, vol. 25, No. 1, Jan. 2004.
Thelander et al., Nanowire-Based One-Dimensional Electronics, Materials Today, Oct. 2006, vol. 9, No. 10, pp. 28-35.
Trentler, Timothy J. et al. Solution-Liquid-Solid Growth of Cyrstalline III-V Semiconductors: An Analogy to Vapor Liquid-Solid Growth. vol. 270(5243), Dec. 15, 1995, pp. 1791-1794.
Tseng, et al. ‘Crosstalk improvement technology applicable to 0.14 μm CMOS image sensor’; IEEE International Electron Devices Meeting, Dec. 13-15, 2004; IEDM Technical Digest, pp. 997-1000.vbTab.
Verheijen, Marcel A. et al. Growth Kinetics of Heterostructured GaP-GaAs Nanowires. J. Am. Chem. Soc. 2006, 128, 1353-1359.
Wagner, R.S. and Ellis, W.C. Vapor-Liquid-Solid Mechanism of Single Crystal Growth. Applied Physics Letters. vol. 4, No. 5 (Mar. 1, 1964), pp. 89-90.
Wang, Introduction to Nanotechnology—Where Opportunities arise & Great Future Being Built from Small Things.
Wong et al., Lateral Nanoconcentrator Nanowire Multijunction Photovoltaic Cells, GCEP Progress report, Apr. 20, 2009, pp. 1-18.
Ye et al., Fabrication Techniques of High Aspect Ratio Vertical Lightpipes Using a Dielectric Photo Mask, SPIE, Proceedings, Feb. 2010, vol. 7591.
Zhang et al., Ultrahigh Responsivity Visible and Infrared Detection Using Silicon Nanowire Phototransistors, Nanoletters, May 14, 2010, vol. 10, No. 6, pp. 2117-2120.
International Preliminary Report and Written Opinion re PCT/US2010/059491, mailed Jun. 21, 2012.
International Search Report and Written Opinion re PCT/US2011/57325, mailed Jun. 22, 2012.
International Preliminary Report and Written Opinion re PCT/US2010/059468, mailed Jun. 21, 2012.
International Preliminary Report and Written Opinion re PCT/US2010/059504, mailed Jun. 21, 2012.
International Preliminary Report and Written Opinion re PCT/US2010/059496, mailed Jun. 21, 2012.
U.S. Office Action for U.S. Appl. No. 12/573,582, dated Jun. 28, 2012.
International Search Report and Written Opinion for PCT International Patent Application No. PCT/US2009/063592, mailed Jan. 13, 2010.
Taiwanese Office Action of Taiwan Patent Application No. 099116881, issued Jul. 18, 2013 (8 pages).
Canadian Office Action of Canadian Application No. 3,676,376, dated Oct. 11, 2013.
Catrysse, et al., An Integrated Color Pixel in 0.18pm CMOS Technology, Proceedings IEDM 2001, pp. 559-562.
Choi et al., Optimization of sidewall roughness in silica waveguides to reduce propagation losses, May 2001, Lasers and Electro-Optics, 2001. CLEO '01. Technical Digest. Summaries of papers presented at the Conference on, pp. 175-176.
Geyer et al., Model for the Mass Transport during Metal-Assisted Chemical Etching with Contiguous Metal Films as Catalysts, J. Phys. Chem. C 2012, 116, 13446-13451.
Hopkins, Addressing sidewall roughness using dry etching silicon and Si02, Jul. 1, 2004, ElectroIQ, vol. 47, Issue 7.
Mei-Ling Kuo et al. “Realization of a near-perfect antireflection coating for silicon solar energy utilization” (Nov. 1, 2008, vol. 33, No. 21, Optics Letters).
Mukhopadhyay, When PDMS Isn't the Best, American Chemical Society, May 1, 2007.
Seo, et. al., “Multicolored vertical silicon nanowires,” Nano Letters, vol. 11 issue 4, pp. 1851-1856, 2010.
U.S. Final Office Action for U.S. Appl. No. 12/966,514, mailed Mar. 19, 2013, 50 pages.
U.S. Final Office Action for U.S. Appl. No. 13/494,661, mailed Mar. 7, 2013, 10 pages.
U.S. Office Action for U.S. Appl. No. 12/633,313, dated Aug. 1, 2013, 20 pages.
U.S. Office Action for U.S. Appl. No. 12/966,514, dated Aug. 15, 2013, 17 pages.
U.S. Office Action for U.S. Appl. No. 12/966,573, dated Aug. 6, 2013, 13 pages.
Office Action issued on Jan. 28, 2014 in Taiwanese Application No. 100146327.
Office Action issued on Mar. 17, 2014 in Korean Application No. 10-2013-7018243.
U.S. Office Action for U.S. Appl. No. 12/910,664, mailed Feb. 26, 2014.
U.S. Office Action for U.S. Appl. No. 12/966,514, mailed Feb. 25, 2014.
U.S. Office Action for U.S. Appl. No. 12/945,492 mailed May 13, 2014.
U.S. Office Action for U.S. Appl. No. 12/982,269 mailed Jun. 11, 2014.
U.S. Office Action for U.S. Appl. No. 13/106,851 mailed May 29, 2014.
U.S. Office Action for U.S. Appl. No. 13/556,041 mailed Jun. 12, 2014.
Office Action issued on Jun. 19, 2014 in Taiwanese Application No. 099133891.
U.S. Office Action for U.S. Appl. No. 12/633,313 mailed Aug. 1, 2014.
U.S. Office Action for U.S. Appl. No. 13/693,207 mailed Oct. 9, 2014.
U.S. Office Action for U.S. Appl. No. 12/966,514 mailed Sep. 23, 2014.
Berstein et al., “Modern Physics”, Chapter 14, Section 6, pp. 420-421, 2000, Prentice-Hall, Inc.
University of California San Diego, Class ECE 183 Lab 1, 2013.
Office Action issued on Oct. 29, 2014 in Korean Application No. 10-2013-7020107.
U.S. Office Action for U.S. Appl. No. 13/925,429 mailed Nov. 4, 2014.
Corrected Notice of Allowability issued on Oct. 14, 2014 in U.S. Appl. No. 12/966,535.
Notice of Allowance issued on Dec. 1, 2014 in U.S. Appl. No. 12/910,664.
U.S. Office Action for U.S. Appl. No. 13/543,307 mailed Dec. 24, 2014.
U.S. Office Action for U.S. Appl. No. 14/274,448 mailed Dec. 5, 2014.
International Search Report and Written Opinion for International Application No. PCT/US2014/056558 mailed Dec. 12, 2014.
Office Action issued on Nov. 11, 2014 in Taiwanese Application No. 098129911.
Office Action for U.S. Appl. No. 12/982,269, mailed Jan. 15, 2015.
Notice of Allowance issued Jan. 30, 2015 in U.S. Appl. No. 14/487,375.
International Search Report and Written Opinion for International Application No. PCT/US2014/050544 mailed Jan. 9, 2015.
Office Action for U.S. Appl. No. 12/945,492 mailed Jan. 16, 2015.
Office Action for U.S. Appl. No. 13/963,847 mailed Mar. 12, 2015.
Office Action for U.S. Appl. No. 12/966,514 mailed Mar. 10, 2015.
Office Action issued on Jan. 16, 2015 in Chinese Application No. 201180054442.9.
Bernstein et al. “Modern Physics”, Chapter 14, Section 6, pp. 420-421, 2000 by Prentice-Hall Inc.
Office Action issued Feb. 23, 2015 in U.S. Appl. No. 13/925,429.
Office Action issued on Mar. 4, 2015 in U.S. Appl. No. 13/556,041.
Office Action for U.S. Appl. No. 13/693,207 mailed May 7, 2015.
Kim, Y.S. et al., “ITO/AU/ITO multilayer thin films for transparent conducting electrode applications”, Applied Surface Science, vol. 254 (2007), pp. 1524-1527.
Philipp, H.R. et al., “Optical Constants of Silicon in the Region 1 to 10 ev”, Physical Review, vol. 120, No. 1, pp. 37-38.
Office Action for U.S. Appl. No. 13/543,307 mailed Apr. 17, 2015.
Office Action issued Mar. 19, 2015 in Chinese Application No. 201180065814.8.
Office Action for U.S. Appl. No. 13/288,131 mailed Apr. 17, 2015.
Office Action for U.S. Appl. No. 14/281,108 mailed Apr. 6, 2015.
Office Action for U.S. Appl. No. 14/450,812 mailed Apr. 1, 2015.
Office Action for U.S. Appl. No. 12/633,313 mailed Apr. 9, 2015.
Kosonocky, et al., 160×244 Element PtSi Schottky-Barrier IR-CCD Image Sensor, IEEE Transactions on Electron Devices, vol. Ed-32, No. 8, Aug. 1985.
Office Action issued on Mar. 18, 2015 in Chinese Application No. 201180066970.6.
Office Action issued Apr. 3, 2015 in Chinese Application No. 201180051048.X.
Office Action issued May 15, 2015 in U.S. Appl. No. 14/274,448.
Office Action for U.S. Appl. No. 12/982,269 mailed May 22, 2015.
Office Action issued May 22, 2015 in Taiwanese Application No. 099142971.
Office Action mailed May 26, 2015 in Japanese Application No. 2014 138265.
Office Action for U.S. Appl. No. 14/068,864 mailed Jun. 15, 2015.
Office Action issued on May 5, 2015 in Chinese Application No. 201410264248.9.
Office Action dated Oct. 6, 2015 in Taiwanese Application No. 100141376.
Office Action dated Sep. 11, 2015 in Taiwanese Application No. 103143553.
International Search Report and Written Opinion mailed Nov. 27, 2015 in International Application No. PCT/US2015/038999.
Office Action for U.S. Appl. No. 12/966,514 mailed Nov. 2, 2015.
Office Action for U.S. Appl. No. 12/633,313 mailed Oct. 21, 2015.
Office Action for U.S. Appl. No. 13/963,847 mailed Sep. 1, 2015.
Office Action for U.S. Appl. No. 14/459,398 mailed Sep. 16, 2015.
Office Action for U.S. Appl. No. 14/274,448 mailed Aug. 26, 2015.
Office Action for U.S. Appl. No. 13/288,131 mailed Oct. 22, 2015.
Office Action for U.S. Appl. No. 12/945,429 mailed Sep. 4, 2015.
Office Action issued Feb. 25, 2016 in Chinese Application No. 201180051048.X.
Office Action issued Feb. 1, 2016 in Taiwanese Application 102124069.
Office Action issued Feb. 6, 2016 in Chinese Application No. 201180054442.9.
Office Action mailed Mar. 29, 2016 in Japanese Application No. 2014-138265.
International Preliminary Report on Patentability issued on Mar. 22, 2016 in International Application PCT/US2014/056558.
Decision issued on Jan. 30, 2016 in Taiwanese Application 099142971.
Office Action issued Oct. 22, 2015 in Taiwanese Application No. 103139449.
Office Action issued Oct. 16, 2015 in Taiwanese Application No. 103145582.
Office Action issued on Nov. 25, 2015 in Japanese Application No. 2015-005091.
Office Action issued Nov. 17, 2015 in Taiwanese Application 103102171.
Office Action issued Nov. 20, 2015 in Taiwanese Application 104108370.
Office Action issued on Nov. 27, 2015 in Taiwanese Application No. 100138526.
International Search Report and Written Opinion mailed Jan. 8, 2016 in International Application No. PCT/US2015/055728.
Office Action issued Jul. 9, 2015 in Taiwanese Application No. 102124069.
A. Gu et al., “Design and growth of III-V nanowire solar cell arrays on low cost substrates,” Conf. Record, 35rd IEEE Photovoltaic Specialists Conference, Honolulu, Jun. 2010, pp. 20-25.
Office Action issued Jun. 23, 2015 in Chinese Application No. 201310284409.6.
Office Action issued Dec. 28, 2015 in Taiwanese Application No. 102149110.
Office Action issued Dec. 25, 2015 in Chinese Application No. 201410264248.9.
Office Action issued Dec. 30, 2015 in Taiwanese Application No. 104123757.
International Search Report and Written Opinion mailed Nov. 27, 2015 in International Application PCT/US2015/038999.
International Preliminary Report on Patentability issued Feb. 9, 2016 in International Application PCT/US2014/050544.
International Search Report and Written Opinion mailed Feb. 9, 2016 in International Application PCT/US2015/55710.
Office Action issued Jan. 15, 2016 in Chinese Application No. 201180066970.6.
Office Action issued Jan. 4, 2016 in U.S. Appl. No. 14/311,954.
Office Action issued Jan. 5, 2016 in U.S. Appl. No. 14/291,888.
Office Action issued Nov. 9, 2015 in U.S. Appl. No. 14/503,598.
Office Action issued Jan. 15, 2016 in U.S. Appl. No. 14/632,739.
Office Action issued Jan. 4, 2016 in U.S. Appl. No. 14/293,164.
Office Action issued Jan. 7, 2016 in U.S. Appl. No. 14/322,503.
Office Action issued Jan. 14, 2016 in U.S. Appl. No. 14/459,398.
Office Action issued Apr. 6, 2016 in Taiwanese Application 100149997.
Decision issued Mar. 28, 2016 in Taiwanese Application 103143553.
Office Action issued Aug. 12, 2015 in Chinese Application No. 201180054442.9.
Office Action mailed Sep. 30, 2015 in Japanese Application No. 2014-094365.
Office Action for U.S. Appl. No. 14/450,812 mailed Jul. 23, 2015.
Office Action for U.S. Appl. No. 14/293,164 mailed Aug. 14, 2015.
Office Action issued Apr. 21, 2016 in U.S. Appl. No. 14/322,503.
Office Action issued Apr. 14, 2016 in U.S. Appl. No. 14/704,143.
Office Action issued Apr. 27, 2016 in U.S. Appl. No. 14/291,888.
Office Action for U.S. Appl. No. 14/450,812 mailed Oct. 28, 2015.
Office Action issued Feb. 4, 2016 in U.S. Appl. No. 14/274,448.
Office Action issued Mar. 7, 2016 in U.S. Appl. No. 14/450,812.
Office Action issued Jul. 6, 2016 in U.S. Appl. No. 14/334,848.
Notice of Allowance issued Jun. 22, 2016 in U.S. Appl. No. 14/293,164.
Office Action issued Jun. 3, 2016 in U.S. Appl. No. 14/459,398.
Office Action issued Jun. 1, 2016 in U.S. Appl. No. 13/693,207.
Office Action issued May 16, 2016 in U.S. Appl. No. 12/633,313.
Office Action issued Jun. 29, 2016 in Chinese Application 201280030352.0.
Office Action issued Jun. 16, 2016 in Taiwanese Application 100138526.
Office Action issued Jun. 17, 2016 in Chinese Application 201410264248.9.
Notice of Allowance mailed Aug. 30, 2016 in U.S. Appl. No. 14/291,888.
Office Action issued Aug. 22, 2016 in U.S. Appl. No. 14/450,812.
Related Publications (1)
Number Date Country
20110226937 A1 Sep 2011 US