This invention relates generally to the automated testing, optimization and harmonization of the performance measurements of visual displays. Currently, systems are available to automatically test visual displays by providing measurements on display characteristics (for example: luminance, transmission level, contrast ratio, luminance uniformity, chromaticity uniformity, viewing angle dependence, and luminous efficiency) of the visual displays. Current systems may be capable of measuring, gathering and comparing the display characteristics. Some even enhance the value of a certain display characteristics, such as luminance uniformity, to the detriment of other characteristics, such as contrast ratio. They do not, however, automatically provide for the optimization of all display characteristics as may be done by the present invention. The present invention may be used with any standard automated or non-automated system for testing digital flat panel displays. One such automated system for measuring the optical performance of a visual display under test is the method described in U.S. Pat. No. 6,177,955 (which is hereby incorporated by reference in its entirety) and is embodied in the Display Tuning System manufactured by Westar Corporation located in St. Louis, Mo.
One type of visual display that can be tested, optimized and harmonized with the present invention is an active matrix liquid crystal display (AMLCD). AMLCD's are well known in the art, and depend on thin film transistors (TFT's) and capacitors to maintain an isolated charge at each subpixel until the next refresh cycle. They are arranged in a matrix on one of the glass panels between which is sandwiched the liquid crystal material. To address a particular subpixel, a gate voltage is applied to a row, switching on that row's transistors and thereby letting that row's subpixels accept a charge. Voltages (“gray level voltages”) are applied to the columns corresponding to the light transmission level desired at individual subpixel elements at the intersection of the column and row in question. Since the other rows that the column intersects are turned off, only the capacitor at the designated subpixel receives a charge from a particular column.
The voltage potential differential between the front glass panel and a subpixel TFT controls the amount of “untwisting” accomplished by the twisted nematic liquid crystalline material at the subpixel element. This level of untwisting, in turn, determines the amount of light, which the material permits to pass through the front glass panel. By controlling the voltage applied to the subpixels, LCD's can create a gray scale. In one type of LCD monitor the liquid crystals organize into a structure that makes the subpixels transparent in the absence of a voltage differential.
A net voltage potential should not be maintained across the cell gap between the glass plates for an appreciable time or electroplating of the liquid crystalline material will occur, and image retention will result. A variety of driving schemes are known in the field to avoid the said electroplating phenomenon. One way to avoid electroplating is to minimize the voltage potential being maintained across the cell gap by supplying an alternating polarity voltage potential to each subpixel TFT relative to the common voltage of the opposite plate (Vcom).
Knowing the voltage applied to a given subpixel TFT and the common voltage of the opposing plate (Vcom) will not directly determine the actual voltage potential present at each subpixel element. TFT electrical distortion and threshold offsets, among other factors, cause the charge present at a subpixel TFT to differ in an undetermined way from the applied voltage. As there is no way to directly measure this charge present at the TFT, the only way to determine the actual voltage potential of a subpixel element is through indirect means, such as by measuring the resulting level of light transmission.
With respect to the alternating voltage potentials applied to the subpixel TFT's, if the magnitude of the positive and negative potentials at the subpixels relative to Vcom are different the light transmission level will appear to flicker as the panel refreshes. This flickering occurs because the liquid crystal switches from one orientation to the opposite depending on the polarity of the potential, and the magnitude of light transmission is determined by the magnitude of that potential. If the magnitude of the positive potential differs from the magnitude of the negative potential, the light transmission changes as the waveform changes from positive to negative, and vice versa. This “unbalanced” state resulting in flicker increases the likelihood of electroplating since a nonzero voltage potential is effectively maintained across the cell gap. “Harmonizing” an LCD display implies balancing, or correcting, this unbalanced state.
By electrically balancing, or harmonizing, a panel to a high degree of accuracy, the present invention prevents image retention, as described above, and allows for the setting of the optimum, or maximum, voltage potential range, resulting in, among other characteristics, maximum contrast ratio and maximum luminance, or light transmission level. Monotonicity is maintained and flicker is minimized. Through automation, the present invention provides for a time-efficient and highly repeatable method of harmonizing panels by generating voltage setting correction factors and storing them into memory that is incorporated into the display panel. The harmonization optimizes the panel's viewing characteristics irrespective of viewing angle.
End users frequently desire tailored light transmission level versus gray scale voltage curves (“gamma curves”) depending on their applications. While harmonizing as described, the present invention may also provide for the tailored adjustment of the gamma curve through correction factors to fit the user's request.
An exemplary embodiment of the present invention is to a system and method for automatically optimizing the display performance characteristics for a visual display by harmonizing and tailoring the display's voltage settings and storing into memory the voltage level correction factors for each visual display.
The exemplary embodiments herein disclosed are not intended to be exhaustive or to unnecessarily limit the scope of the invention. The exemplary embodiments were chosen and described in order to explain the principles of the preset invention so that others skilled in the art may practice the invention. Having shown and described exemplary embodiments of the present invention, those skilled in the art will realize that many variations and modifications may be made to affect the described invention. Many of those variations and modifications will provide the same result and fall within the spirit of the claimed invention. It is the intention, therefore, to limit the invention only as indicated by the scope of the claims.
In accordance with the foregoing summary, the following presents a detailed description of the exemplary embodiments of the invention that is currently considered to be the best mode.
In
The goniometer 103, or rotational stage, may include elevation 201 and azimuthal 202 rotary tables, as seen in
A “zif” connector, 106 in
Power supply controller 108, which may be embodied by a portable computer, may control multi-channel power supply 109 and milliometer 110, which in turn power the DUT and monitor the voltages used to drive the DUT. System controller 111, which may be embodied by a portable computer, may tie the components together by initiating testing sequences, controlling positioning stages 104 and 103 and recording results, and may provide for external interfaces, such as keyboard and monitor interface 112. System controller 111 may also store the resulting harmonization coefficients into portable memory, embodied by the EPROM chip 113 which may be attached to the DUT in this exemplary embodiment. D/A converters 114 may also be attached to the DUT, and accomplish the harmonization when the DUT is subsequently driven by the end-user.
As shown in
Default values for gamma voltages are demonstrated in
The process of electrically balancing, or minimizing flicker, is demonstrated in
The process contemplated by the exemplary embodiment of the present invention may be initiated in step 701 of
After monotonicity is achieved, the panel may be driven to mid-gray level (705) and Vcom may be optimized in step 706 by minimizing flicker via the process disclosed in
In step 707, the high and low voltage pair at a particular gamma level may be balanced by minimizing flicker via the process generally described in
In step 708, the balanced voltage pair from step 707 may be adjusted to tailor the light transmission at the given gamma level to the end-user requirements—i.e. to adjust the panel's natural, or signature light transmission versus gray level curve (
In step 709, the balancing and tailoring needed to arrive at a pair of coefficients (steps 707 and 708) for a given gamma level may be repeated for the remaining uncorrected gamma levels. The coefficients may be stored in step 710 into an EPROM chip (113 in
The exemplary embodiments herein disclosed are not intended to be exhaustive or to unnecessarily limit the scope of the invention. The exemplary embodiments were chosen and described in order to explain the principles of the present invention so that others skilled in the art may practice the invention. Having shown and described exemplary embodiments of the present invention, it will be within the ability of one of ordinary skill in the art to make alterations or modifications to the present invention, such as through the substitution of equivalent materials or structural arrangements, or through the use of equivalent process steps, so as to be able to practice the present invention without departing from its spirit as reflected in the appended claims, the text and teaching of which are hereby incorporated by reference herein. It is the intention, therefore, to limit the invention only as indicated by the scope of the claims and equivalents thereof.
This application is a continuation of U.S. application Ser. No. 10/244,577, filed Sep. 16, 2002, now U.S. Pat. No. 6,809,746, which is claims the benefit of Provisional Application No. 60/322,086, filed Sep. 14, 2001 incorporated herein by reference. The present application claims priority from and hereby incorporates by reference the substance of Provisional Application No. 60/322,086, filed Sep. 14, 2001.
Number | Name | Date | Kind |
---|---|---|---|
4870357 | Young | Sep 1989 | A |
5293178 | Kobayashi | Mar 1994 | A |
5298993 | Edgar | Mar 1994 | A |
5351201 | Harshbarger | Sep 1994 | A |
5537145 | Miseli | Jul 1996 | A |
5572444 | Lentz | Nov 1996 | A |
5638167 | Nakamura | Jun 1997 | A |
5650844 | Aoki | Jul 1997 | A |
5686959 | Hayashi | Nov 1997 | A |
5717780 | Mitsumune | Feb 1998 | A |
5734158 | Nagashima | Mar 1998 | A |
5740352 | Philipp | Apr 1998 | A |
5764209 | Hawthorne | Jun 1998 | A |
5771068 | Sali | Jun 1998 | A |
5793221 | Aoki | Aug 1998 | A |
5801545 | Takekoshi | Sep 1998 | A |
5933018 | Komatsu | Aug 1999 | A |
5969756 | Buckley | Oct 1999 | A |
6014035 | Taniguchi | Jan 2000 | A |
6177955 | Downen et al. | Jan 2001 | B1 |
6559826 | Mendelson et al. | May 2003 | B1 |
6600468 | Kim | Jul 2003 | B1 |
6611249 | Evanicky et al. | Aug 2003 | B1 |
Number | Date | Country | |
---|---|---|---|
20050062704 A1 | Mar 2005 | US |
Number | Date | Country | |
---|---|---|---|
60322086 | Sep 2001 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 10244577 | Sep 2002 | US |
Child | 10973012 | US |