Embodiments of the disclosure generally relate to physical vapor deposition (PVD) chambers and methods. In particular, embodiments of disclosure relate to PVD chambers and deposition methods using pulsed PVD with a controller power waveform.
Current physical vapor deposition (PVD) process chambers are susceptible to decreased uniformity and repeatability as power regulation changes. Power regulation is typically used in driving pulsed PVD plasma chambers with certain shapes of voltage/current waveforms. Such voltage/current waveforms are designed to achieve certain film characteristics or properties.
The same averaged power, voltage or current can be delivered within a pulse with different waveforms shapes, as shown in
Accordingly, there is a need for apparatus and methods to detect/increase/ensure pulsed PVD chamber deposition film performances if power/voltage/current waveforms changes.
One or more embodiments of the disclosure are directed to methods for controlling a plasma process. The methods comprise determining a waveform shape change index during the deposition process; determining if the waveform shape index is within a predetermined tolerance; and determining a subsequent action for the plasma process.
Additional embodiments of the disclosure are directed to methods of matching a plasma process to a reference plasma process. The methods comprise determining a waveform shape factor
Further embodiments of the disclosure are directed to power supplies comprising a self-diagnostic function that indicates a malfunction. The self-diagnostic function comprises a controller configured to determine one or more of a waveform shape factor
So that the manner in which the above recited features of the present disclosure can be understood in detail, a more particular description of the disclosure, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only typical embodiments of this disclosure and are therefore not to be considered limiting of its scope, for the disclosure may admit to other equally effective embodiments.
Before describing several exemplary embodiments of the disclosure, it is to be understood that the disclosure is not limited to the details of construction or process steps set forth in the following description. The disclosure is capable of other embodiments and of being practiced or being carried out in various ways.
As used in this specification and the appended claims, the term “substrate” refers to a surface, or portion of a surface, upon which a process acts. It will also be understood by those skilled in the art that reference to a substrate can also refer to only a portion of the substrate, unless the context clearly indicates otherwise. Additionally, reference to depositing on a substrate can mean both a bare substrate and a substrate with one or more films or features deposited or formed thereon
A “substrate” as used herein, refers to any substrate or material surface formed on a substrate upon which film processing is performed during a fabrication process. For example, a substrate surface on which processing can be performed include materials such as silicon, silicon oxide, strained silicon, silicon on insulator (SOI), carbon doped silicon oxides, amorphous silicon, doped silicon, germanium, gallium arsenide, glass, sapphire, and any other materials such as metals, metal nitrides, metal alloys, and other conductive materials, depending on the application. Substrates include, without limitation, semiconductor wafers. Substrates may be exposed to a pretreatment process to polish, etch, reduce, oxidize, hydroxylate, anneal, UV cure, e-beam cure and/or bake the substrate surface. In addition to film processing directly on the surface of the substrate itself, in the present disclosure, any of the film processing steps disclosed may also be performed on an underlayer formed on the substrate as disclosed in more detail below, and the term “substrate surface” is intended to include such underlayer as the context indicates. Thus for example, where a film/layer or partial film/layer has been deposited onto a substrate surface, the exposed surface of the newly deposited film/layer becomes the substrate surface.
One or more embodiments of the disclosure provide apparatus and/or methods of quantifying waveform distortions/changes from the predetermined or default waveform shape during chamber operation. In some embodiments, the predetermined or default waveform shape provides a known plasma performance for a film with specific properties. The default or predetermined waveform in some embodiments is stored as a best known method (BKM) on a PVD chamber configuration.
In some embodiments, a waveform shape factor is calculated based on measurements from hardware and/or firmware inside the power supply. In some embodiments, the delivered voltage and/or current are sampled externally and the waveform shape factor is calculated in real-time by external computer(s) that taking data/communications from the sensors.
The waveform factor of some embodiments is used to measure process chamber performance over time. In some embodiments, the real-time measured waveform factor is compared to the stored BKM waveform factor to evaluate PVD chamber performance. The real-time measured waveform factor comparison of some embodiments indicates whether the system has drifted or changed or may suffer chamber matching issues that may affect chamber performance. In some embodiments, the waveform factor of a process chamber is compared to a stored waveform factor of a reference or “golden” chamber to allow chamber matching.
Referring to
To evaluate the difference in waveforms having the same mean voltage, a waveform shape factor (S) can be determined using Equation (III) and an average waveform shape factor (Savg or
where v(t) is the measured real-time voltage; and vmean is either the moving average value through real-time measurement or a given value pre-determined by software, firmware or user.
Applying equations (III) and (IV), the rectangular waveform pattern illustrated in
The embodiments illustrated in
During the primary plasma power deposition, at process 110, the derivative of the waveform shape factor
In some embodiments, the stable waveform shape factor
In process 130, the waveform shape factor
In addition to the waveform shape factor
The last unspecified term (+ . . . ) refers to any additional parameters added to Equation (V) depending on the particular process conditions and hardware used. For example, secondary frequencies, powers, phase angles, etc.
ΔF(t)=F(t)−F0, where F(t) is the measured real-time frequency, F0 is a moving average of the measured frequency or the predetermined input frequency per the application. ΔDT(t)=DT(t)−DT0, where DT(t) is the measured real-time duty cycle, DT0 is either a moving average value or a predetermined value per the application. ΔP(t)=P(t)−P0, where P(t) is the measured real-time power and P0 is either a moving average value or a predetermined value per the application.
Sinit>=0, a fixed chosen real number for a specific application, used to offset baseline if necessary; can be set to 0 or a small number (e.g., 10% or less) relative to the magnitude of the subtotal contributions in the equation. The >0 value may also help tuning the sensitivity of the S(t) signal monitoring. In some embodiments, higher relative value to the rest items' subtotal contributions decreases monitoring sensitivity.
Equation (V) can also be split into equations (V′) and (V″).
where K is 0 or other real numbers to indicate the weight of the effect of the parameter change. When Kf, Kdt, or Kp all set to 0, and Kv=1, and Equation (V′) reduces to the basic format of Equation (III).
At decision point 140, the waveform shape factor index Is is evaluated to determine if the value is within a predetermined tolerance value for the process or process chamber. If the waveform shape factor index Is is within tolerance, the method 100 continues at process 130 with the continuing determination of the waveform shape factor
In the method illustrated in
At process 240, the calculated waveform shape change index Is is compared to a predetermined tolerance. If the waveform shape change index Is is greater than or outside of the tolerance, a fault message is generated and/or the plasma process is stopped, at process 250. The waveform shape change index falling outside of the tolerance indicates that the chamber or plasma process does not match the reference or “golden” chamber of process.
In some embodiments, the waveform shape change index Is is based on the shape factor calculation and is used for in-situ process control to identify wafers that may have experienced issued caused by power supply malfunction or chamber hardware failure and/or performance drift that caused plasma load changes.
In some embodiments, the waveform shape factor
In some embodiments, a waveform shape factor
The controller 310 may be one of any form of general-purpose computer processor, microcontroller, microprocessor, etc., that can be used in an industrial setting. In some embodiments, there is at least one controller 310. The at least one controller 310 can have a processor, a memory coupled to the processor, input/output devices 320 coupled to the processor, and support circuits to communication between the different electronic components. The memory can include one or more of transitory memory (e.g., random access memory) and non-transitory memory (e.g., storage).
The memory, or computer-readable medium, of the processor may be one or more of readily available memory such as random access memory (RAM), read-only memory (ROM), floppy disk, hard disk, or any other form of digital storage, local or remote. The memory can retain an instruction set that is operable by the processor to control parameters and components of the system. The support circuits are coupled to the processor for supporting the processor in a conventional manner. Circuits may include, for example, cache, power supplies, clock circuits, input/output circuitry, subsystems, and the like.
Processes may generally be stored in the memory as a software routine that, when executed by the processor, causes the process chamber to perform processes of the present disclosure. The software routine may also be stored and/or executed by a second processor (not shown) that is remotely located from the hardware being controlled by the processor. Some or all of the method of the present disclosure may also be performed in hardware. As such, the process may be implemented in software and executed using a computer system, in hardware as, e.g., an application specific integrated circuit or other type of hardware implementation, or as a combination of software and hardware. The software routine, when executed by the processor, transforms the general purpose computer into a specific purpose computer (controller) that controls the chamber operation such that the processes are performed.
In some embodiments, the controller has one or more configurations to execute individual processes or sub-processes to perform the method. The controller can be connected to and configured to operate intermediate components to perform the functions of the methods. For example, the controller can be connected to and configured to control power or frequency of the power source.
Reference throughout this specification to “one embodiment,” “certain embodiments,” “one or more embodiments” or “an embodiment” means that a particular feature, structure, material, or characteristic described in connection with the embodiment is included in at least one embodiment of the disclosure. Thus, the appearances of the phrases such as “in one or more embodiments,” “in certain embodiments,” “in one embodiment” or “in an embodiment” in various places throughout this specification are not necessarily referring to the same embodiment of the disclosure. Furthermore, the particular features, structures, materials, or characteristics may be combined in any suitable manner in one or more embodiments.
Although the disclosure herein has been described with reference to particular embodiments, those skilled in the art will understand that the embodiments described are merely illustrative of the principles and applications of the present disclosure. It will be apparent to those skilled in the art that various modifications and variations can be made to the method and apparatus of the present disclosure without departing from the spirit and scope of the disclosure. Thus, the present disclosure can include modifications and variations that are within the scope of the appended claims and their equivalents.
This application is a Continuation of U.S. patent application Ser. No. 17/535,638, filed Nov. 25, 2021, which claims priority to U.S. Provisional Application No. 63/147,215, filed Feb. 8, 2021, and U.S. Provisional Application No. 63/118,158, filed Nov. 25, 2020, the entire disclosures of which are hereby incorporated by reference herein.
Number | Name | Date | Kind |
---|---|---|---|
20020029851 | Edamura | Mar 2002 | A1 |
20090184819 | Green | Jul 2009 | A1 |
20100163182 | Mizukami | Jul 2010 | A1 |
20140152189 | Gilmore | Jun 2014 | A1 |
20150279624 | Toyota | Oct 2015 | A1 |
20160268108 | Daniels | Sep 2016 | A1 |
Number | Date | Country |
---|---|---|
2009048880 | Mar 2009 | JP |
20120059561 | Jun 2012 | KR |
Entry |
---|
Final Office Action in U.S. Appl. No. 17/535,638 dated Sep. 20, 2023, 9 pages. |
PCT International Search Report and Written Opinion in PCT/US2021/060723 dated Mar. 17, 2022, 10 pages. |
Number | Date | Country | |
---|---|---|---|
20220356559 A1 | Nov 2022 | US |
Number | Date | Country | |
---|---|---|---|
63147215 | Feb 2021 | US | |
63118158 | Nov 2020 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 17535638 | Nov 2021 | US |
Child | 17858592 | US |