DSM Solutions, Inc.

Organization

Los Gatos, CA, US

Organizations

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
System and method for detecting multiple matches
- Patent number 7,694,069
- Issue date Apr 6, 2010
- DSM Solutions, Inc.
- Damodar R. Thummalapally
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method to fabricate gate electrodes
- Patent number 7,648,898
- Issue date Jan 19, 2010
- DSM Solutions, Inc.
- Srinivasa R. Banna
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Level shifting circuit having junction field effect transistors
- Patent number 7,646,233
- Issue date Jan 12, 2010
- DSM Solutions, Inc.
- Damodar R. Thummalapally
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
JFET with built in back gate in either SOI or bulk silicon
- Patent number 7,645,654
- Issue date Jan 12, 2010
- DSM Solutions, Inc.
- Madhukar B. Vora
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Transistor providing different threshold voltages and method of fab...
- Patent number 7,645,662
- Issue date Jan 12, 2010
- DSM Solutions, Inc.
- Sung-Ki Min
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Scalable process and structure of JFET for small and decreasing lin...
- Patent number 7,642,566
- Issue date Jan 5, 2010
- DSM Solutions, Inc.
- Madhukar B. Vora
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
Oxide isolated metal silicon-gate JFET
- Patent number 7,633,101
- Issue date Dec 15, 2009
- DSM Solutions, Inc.
- Madhukar B. Vora
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Junction field effect dynamic random access memory cell and content...
- Patent number 7,633,784
- Issue date Dec 15, 2009
- DSM Solutions, Inc.
- Damodar R. Thummalapally
- G11 - INFORMATION STORAGE
Information Patent Grant
Switching circuits and methods for programmable logic devices
- Patent number 7,629,812
- Issue date Dec 8, 2009
- DSM Solutions, Inc.
- Damodar R. Thummalapally
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Semiconductor device having strain-inducing substrate and fabricati...
- Patent number 7,605,031
- Issue date Oct 20, 2009
- DSM Solutions, Inc.
- Ashok K. Kapoor
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Circuit configurations having four terminal JFET devices
- Patent number 7,592,841
- Issue date Sep 22, 2009
- DSM Solutions, Inc.
- Ashok Kumar Kapoor
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Integrated circuit using complementary junction field effect transi...
- Patent number 7,569,873
- Issue date Aug 4, 2009
- DSM Solutions, Inc.
- Ashok K. Kapoor
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Self aligned gate JFET structure and method
- Patent number 7,560,755
- Issue date Jul 14, 2009
- DSM Solutions, Inc.
- Ashok Kumar Kapoor
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
JFET with built in back gate in either SOI or bulk silicon
- Patent number 7,557,393
- Issue date Jul 7, 2009
- DSM Solutions, Inc.
- Madhukar B. Vora
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Semiconductor device having strain-inducing substrate and fabricati...
- Patent number 7,531,854
- Issue date May 12, 2009
- DSM Solutions, Inc.
- Ashok K. Kapoor
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
JFET device with improved off-state leakage current and method of f...
- Patent number 7,525,138
- Issue date Apr 28, 2009
- DSM Solutions, Inc.
- Samar K. Saha
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
JFET device with virtual source and drain link regions and method o...
- Patent number 7,525,136
- Issue date Apr 28, 2009
- DSM Solutions, Inc.
- Samar K. Saha
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Semiconductor device, design method and structure
- Patent number 7,525,163
- Issue date Apr 28, 2009
- DSM Solutions, Inc.
- Madhukar B. Vora
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Method of producing and operating a low power junction field effect...
- Patent number 7,474,125
- Issue date Jan 6, 2009
- DSM Solutions, Inc.
- Ashok Kumar Kapoor
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Method for applying a stress layer to a semiconductor device and de...
- Patent number 7,453,107
- Issue date Nov 18, 2008
- DSM Solutions, Inc.
- Ashok K. Kapoor
- H01 - BASIC ELECTRIC ELEMENTS

Patents Applicationslast 30 patents

Information Patent Application
Junction Field Effect Transistor Having a Double Gate Structure and...
- Publication number 20100133593
- Publication date Jun 3, 2010
- DSM Solutions, Inc.
- Srinivasa R. Banna
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Junction Field Effect Transistor Using Silicide Connection Regions...
- Publication number 20100019289
- Publication date Jan 28, 2010
- DSM Solutions, Inc.
- Ashok K. Kapoor
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Integrated Circuit Using Complementary Junction Field Effect Transi...
- Publication number 20090311837
- Publication date Dec 17, 2009
- DSM Solutions, Inc.
- Ashok K. Kapoor
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Programmable switch circuit and method, method of manufacture, and...
- Publication number 20090295427
- Publication date Dec 3, 2009
- DSM Solutions, Inc.
- Madhukar B. Vora
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
SYSTEM AND METHOD FOR ROUTING CONNECTIONS WITH IMPROVED INTERCONNEC...
- Publication number 20090282382
- Publication date Nov 12, 2009
- DSM Solutions, Inc.
- Payman Zarkesh-Ha
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Circuit Configurations Having Four Terminal JFET Devices
- Publication number 20090278570
- Publication date Nov 12, 2009
- DSM Solutions, Inc.
- Ashok Kumar Kapoor
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
Method for self aligned sharp and shallow doping depth profiles
- Publication number 20090224291
- Publication date Sep 10, 2009
- DSM Solutions, Inc.
- Nils J. Knall
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Method to fabricate gate electrodes
- Publication number 20090206336
- Publication date Aug 20, 2009
- DSM Solutions, Inc.
- Srinivasa R. Banna
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Method of Producing and Operating a Low Power Junction Field Effect...
- Publication number 20090184734
- Publication date Jul 23, 2009
- DSM Solutions, Inc.
- Ashok Kumar Kapoor
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
Static random access memory having cells with junction field effect...
- Publication number 20090168508
- Publication date Jul 2, 2009
- DSM Solutions, Inc.
- Ashok K. Kapoor
- G11 - INFORMATION STORAGE
Information Patent Application
SYSTEM AND METHOD FOR ROUTING CONNECTIONS
- Publication number 20090164963
- Publication date Jun 25, 2009
- DSM Solutions, Inc.
- Payman Zarkesh-Ha
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Swapped-Body RAM Architecture
- Publication number 20090154259
- Publication date Jun 18, 2009
- DSM Solutions, Inc.
- Eric H. Voelkel
- G11 - INFORMATION STORAGE
Information Patent Application
Oxide Isolated Metal Silicon-Gate JFET
- Publication number 20090142889
- Publication date Jun 4, 2009
- DSM Solutions, Inc.
- Madhukar B. Vora
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
JFET Having a Step Channel Doping Profile and Method of Fabrication
- Publication number 20090137088
- Publication date May 28, 2009
- DSM Solutions, Inc.
- Sachin R. Sonkusale
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Transistor Providing Different Threshold Voltages and Method of Fab...
- Publication number 20090134475
- Publication date May 28, 2009
- DSM Solutions, Inc.
- Sung-Ki Min
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
System and Method for Enabling Higher Hole Mobility in a JFET
- Publication number 20090072277
- Publication date Mar 19, 2009
- DSM Solutions, Inc.
- Srinivasa R. Banna
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
JFET With Built In Back Gate in Either SOI or Bulk Silicon
- Publication number 20090075435
- Publication date Mar 19, 2009
- DSM Solutions, Inc.
- Madhukar B. Vora
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Method for Applying a Stress Layer to a Semiconductor Device and De...
- Publication number 20090072278
- Publication date Mar 19, 2009
- DSM Solutions, Inc.
- Ashok K. Kapoor
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Integrated Circuit Using Complementary Junction Field Effect Transi...
- Publication number 20090057727
- Publication date Mar 5, 2009
- DSM Solutions, Inc.
- Ashok K. Kapoor
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Switching circuits and methods for programmable logic devices
- Publication number 20090033361
- Publication date Feb 5, 2009
- DSM Solutions, Inc.
- Damodar R. Thummalapally
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
Self Aligned Gate JFET Structure and Method
- Publication number 20090017585
- Publication date Jan 15, 2009
- DSM Solutions, Inc.
- Ashok Kumar Kapoor
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Method and system for adaptive power management
- Publication number 20080272828
- Publication date Nov 6, 2008
- DSM Solutions, Inc.
- Sung-Ki Min
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Semiconductor device storage cell structure, method of operation, a...
- Publication number 20080273398
- Publication date Nov 6, 2008
- DSM Solutions, Inc.
- Madhu P. Vora
- G11 - INFORMATION STORAGE
Information Patent Application
JFET Device With Improved Off-State Leakage Current and Method of F...
- Publication number 20080272402
- Publication date Nov 6, 2008
- DSM Solutions, Inc.
- Samar K. Saha
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR DEVICE HAVING A FIN STRUCTURE AND FABRICATION METHOD...
- Publication number 20080272407
- Publication date Nov 6, 2008
- DSM Solutions, Inc.
- Ashok K. Kapoor
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
ACTIVE AREA JUNCTION ISOLATION STRUCTURE AND JUNCTION ISOLATED TRAN...
- Publication number 20080272408
- Publication date Nov 6, 2008
- DSM Solutions, Inc.
- Madhukar B. Vora
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Transistor Providing Different Threshold Voltages and Method of Fab...
- Publication number 20080272422
- Publication date Nov 6, 2008
- DSM Solutions, Inc.
- Sung-Ki Min
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
JFET Passgate Circuit and Method of Operation
- Publication number 20080272823
- Publication date Nov 6, 2008
- DSM Solutions, Inc.
- Abhijit Ray
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
SMALL GEOMETRY MOS TRANSISTOR WITH THIN POLYCRYSTALLINE SURFACE CON...
- Publication number 20080272439
- Publication date Nov 6, 2008
- DSM Solutions, Inc.
- Ashok K. Kapoor
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
METHOD FOR APPLYING A STRESS LAYER TO A SEMICONDUCTOR DEVICE AND DE...
- Publication number 20080272404
- Publication date Nov 6, 2008
- DSM Solutions, Inc.
- Ashok K. Kapoor
- H01 - BASIC ELECTRIC ELEMENTS

DSM Solutions, Inc.

Organization

Patents Grantslast 30 patents

System and method for detecting multiple matches

Method to fabricate gate electrodes

Level shifting circuit having junction field effect transistors

JFET with built in back gate in either SOI or bulk silicon

Transistor providing different threshold voltages and method of fab...

Scalable process and structure of JFET for small and decreasing lin...

Oxide isolated metal silicon-gate JFET

Junction field effect dynamic random access memory cell and content...

Switching circuits and methods for programmable logic devices

Semiconductor device having strain-inducing substrate and fabricati...

Circuit configurations having four terminal JFET devices

Integrated circuit using complementary junction field effect transi...

Self aligned gate JFET structure and method

JFET with built in back gate in either SOI or bulk silicon

Semiconductor device having strain-inducing substrate and fabricati...

JFET device with improved off-state leakage current and method of f...

JFET device with virtual source and drain link regions and method o...

Semiconductor device, design method and structure

Method of producing and operating a low power junction field effect...

Method for applying a stress layer to a semiconductor device and de...

Patents Applicationslast 30 patents

Junction Field Effect Transistor Having a Double Gate Structure and...

Junction Field Effect Transistor Using Silicide Connection Regions...

Integrated Circuit Using Complementary Junction Field Effect Transi...

Programmable switch circuit and method, method of manufacture, and...

SYSTEM AND METHOD FOR ROUTING CONNECTIONS WITH IMPROVED INTERCONNEC...

Circuit Configurations Having Four Terminal JFET Devices

Method for self aligned sharp and shallow doping depth profiles

Method to fabricate gate electrodes

Method of Producing and Operating a Low Power Junction Field Effect...

Static random access memory having cells with junction field effect...

SYSTEM AND METHOD FOR ROUTING CONNECTIONS

Swapped-Body RAM Architecture

Oxide Isolated Metal Silicon-Gate JFET

JFET Having a Step Channel Doping Profile and Method of Fabrication

Transistor Providing Different Threshold Voltages and Method of Fab...

System and Method for Enabling Higher Hole Mobility in a JFET

JFET With Built In Back Gate in Either SOI or Bulk Silicon

Method for Applying a Stress Layer to a Semiconductor Device and De...

Integrated Circuit Using Complementary Junction Field Effect Transi...

Switching circuits and methods for programmable logic devices

Self Aligned Gate JFET Structure and Method

Method and system for adaptive power management

Semiconductor device storage cell structure, method of operation, a...

JFET Device With Improved Off-State Leakage Current and Method of F...

SEMICONDUCTOR DEVICE HAVING A FIN STRUCTURE AND FABRICATION METHOD...

ACTIVE AREA JUNCTION ISOLATION STRUCTURE AND JUNCTION ISOLATED TRAN...

Transistor Providing Different Threshold Voltages and Method of Fab...

JFET Passgate Circuit and Method of Operation

SMALL GEOMETRY MOS TRANSISTOR WITH THIN POLYCRYSTALLINE SURFACE CON...

METHOD FOR APPLYING A STRESS LAYER TO A SEMICONDUCTOR DEVICE AND DE...

Trademarklast 30 trademarks