Membership
Tour
Register
Log in
Karthisha Canagasaby
Follow
Person
Santa Clara, CA, US
People
Overview
Industries
Organizations
People
Information
Impact
Patents Grants
last 30 patents
Information
Patent Grant
I/O link with configurable forwarded and derived clocks
Patent number
8,315,347
Issue date
Nov 20, 2012
Intel Corporation
Karthisha S. Canagasaby
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Grant
Serial link apparatus, method, and system
Patent number
7,711,939
Issue date
May 4, 2010
Intel Corporation
Karthisha S. Canagasaby
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Grant
I/O link with configurable forwarded and derived clocks
Patent number
7,636,411
Issue date
Dec 22, 2009
Intel Corporation
Karthisha S. Canagasaby
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Grant
Equalizing a transmitter
Patent number
7,596,174
Issue date
Sep 29, 2009
Intel Corporation
Karthisha S. Canagasaby
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Grant
Pre-drivers for current-mode I/O drivers
Patent number
7,245,156
Issue date
Jul 17, 2007
Intel Corporation
Evelina F. Yeung
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Low gain phase-locked loop circuit
Patent number
6,977,537
Issue date
Dec 20, 2005
Intel Corporation
Santanu Chaudhuri
Y10 - TECHNICAL SUBJECTS COVERED BY FORMER USPC
Information
Patent Grant
Low gain phase-locked loop circuit
Patent number
6,788,155
Issue date
Sep 7, 2004
Intel Corporation
Santanu Chaudhuri
Y10 - TECHNICAL SUBJECTS COVERED BY FORMER USPC
Patents Applications
last 30 patents
Information
Patent Application
I/O Link with configurable forwarded and derived clocks
Publication number
20100098201
Publication date
Apr 22, 2010
Karthisha S. Canagasaby
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Application
Equalizing a transmitter
Publication number
20070071083
Publication date
Mar 29, 2007
Karthisha S. Canagasaby
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Application
Serial link apparatus, method, and system
Publication number
20070025492
Publication date
Feb 1, 2007
Intel Corporation
Karthisha S. Canagasaby
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Application
Pre-drivers for current-mode I/O drivers
Publication number
20060220674
Publication date
Oct 5, 2006
Evelina F. Yeung
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
I/O link with configurable forwarded and derived clocks
Publication number
20040264616
Publication date
Dec 30, 2004
Karthisha S. Canagasaby
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Application
Low gain phase-locked loop circuit
Publication number
20040246057
Publication date
Dec 9, 2004
Santanu Chaudhuri
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
On-die pattern generator for high speed serial interconnect built-i...
Publication number
20040193986
Publication date
Sep 30, 2004
Karthisha S. Canagasaby
G01 - MEASURING TESTING
Information
Patent Application
Low gain phase-locked loop circuit
Publication number
20040124884
Publication date
Jul 1, 2004
Santanu Chaudhuri
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Application
Receiver tracking mechanism for an I/O circuit
Publication number
20040088594
Publication date
May 6, 2004
Karthisha S. Canagasaby
H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information
Patent Application
Method and apparatus to emulate external IO interconnection
Publication number
20030058604
Publication date
Mar 27, 2003
Karthisha S. Canagasaby
G01 - MEASURING TESTING
Information
Patent Application
Method and apparatus to emulate IO interconnection
Publication number
20030050770
Publication date
Mar 13, 2003
Karthisha S. Canagasaby
G01 - MEASURING TESTING