Membership
Tour
Register
Log in
Robert L. Maziasz
Follow
Person
Austin, TX, US
People
Overview
Industries
Organizations
People
Information
Impact
Patents Grants
last 30 patents
Information
Patent Grant
Method and control device for circuit layout migration
Patent number
9,928,331
Issue date
Mar 27, 2018
NXP USA, INC.
Vladimir Pavlovich Rozenfeld
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Synthesis of complex cells
Patent number
9,293,450
Issue date
Mar 22, 2016
FREESCALE SEMICONDUCTOR, INC.
Robert L. Maziasz
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Cell routability prioritization
Patent number
8,978,004
Issue date
Mar 10, 2015
FREESCALE SEMICONDUCTOR, INC.
Robert L. Maziasz
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Double patterning aware routing without stitching
Patent number
8,762,898
Issue date
Jun 24, 2014
FREESCALE SEMICONDUCTOR, INC.
Robert L. Maziasz
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Transistor-level layout synthesis
Patent number
8,726,218
Issue date
May 13, 2014
FREESCALE SEMICONDUCTOR, INC.
Robert L. Maziasz
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Reducing leakage in standard cells
Patent number
8,612,915
Issue date
Dec 17, 2013
FREESCALE SEMICONDUCTOR, INC.
Savithri Sundareswaran
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Method of area compaction for integrated circuit layout design
Patent number
7,904,869
Issue date
Mar 8, 2011
FREESCALE SEMICONDUCTOR, INC.
Kathleen C. Yu
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
System and method for electromigration tolerant cell synthesis
Patent number
7,721,245
Issue date
May 18, 2010
FREESCALE SEMICONDUCTOR, INC.
Robert L. Maziasz
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Method for automated transistor folding
Patent number
7,124,385
Issue date
Oct 17, 2006
FREESCALE SEMICONDUCTOR, INC.
Patrick James McGuinness
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Methods of placing transistors in a circuit layout and semiconducto...
Patent number
6,209,123
Issue date
Mar 27, 2001
Motorola, Inc.
Robert L. Maziasz
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Method for optimizing contact pin placement in an integrated circuit
Patent number
6,075,934
Issue date
Jun 13, 2000
Motorola, Inc.
Venkata K. R. Chiluvuri
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Method of routing an integrated circuit
Patent number
6,006,024
Issue date
Dec 21, 1999
Motorola, Inc.
Mohankumar Guruswamy
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Automatic synthesis of standard cell layouts
Patent number
5,984,510
Issue date
Nov 16, 1999
Motorola Inc.
Mohan Guruswamy
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Automatic layout standard cell routing
Patent number
5,987,086
Issue date
Nov 16, 1999
Motorola Inc.
Srilata Raman
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Apparatus and method for automatically placing ties and connection...
Patent number
5,901,065
Issue date
May 4, 1999
Motorola, Inc.
Mohan Guruswamy
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Apparatus and method for the automatic determination of a standard...
Patent number
5,737,236
Issue date
Apr 7, 1998
Motorola, Inc.
Robert Maziasz
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Integrated circuit design and manufacturing method and an apparatus...
Patent number
5,689,432
Issue date
Nov 18, 1997
Motorola, Inc.
David T. Blaauw
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Method and apparatus for designing an integrated circuit
Patent number
5,666,288
Issue date
Sep 9, 1997
Motorola, Inc.
Larry G. Jones
G06 - COMPUTING CALCULATING COUNTING
Patents Applications
last 30 patents
Information
Patent Application
SYNTHESIS OF COMPLEX CELLS
Publication number
20160027768
Publication date
Jan 28, 2016
FREESCALE SEMICONDUCTOR, INC.
Robert L. Maziasz
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Application
METHOD AND CONTROL DEVICE FOR CIRCUIT LAYOUT MIGRATION
Publication number
20150356224
Publication date
Dec 10, 2015
FREESCALE SEMICONDUCTOR, INC.
VLADIMIR PAVLOVICH ROZENFELD
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Application
CELL ROUTABILITY PRIORITIZATION
Publication number
20130212549
Publication date
Aug 15, 2013
FREESCALE SEMICONDUCTOR, INC.
Robert L. Maziasz
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Application
TRANSISTOR-LEVEL LAYOUT SYNTHESIS
Publication number
20120159412
Publication date
Jun 21, 2012
FREESCALE SEMICONDUCTOR, INC.
Robert L. Maziasz
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Application
METHOD OF AREA COMPACTION FOR INTEGRATED CIRCUIT LAYOUT DESIGN
Publication number
20090158229
Publication date
Jun 18, 2009
Kathleen C. Yu
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Application
System and method for electromigration tolerant cell synthesis
Publication number
20080092100
Publication date
Apr 17, 2008
Robert L. Maziasz
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Application
Circuit layout compaction using reshaping
Publication number
20070143716
Publication date
Jun 21, 2007
Robert Lee Maziasz
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Application
Apparatus and method for automated transistor and component folding...
Publication number
20040078768
Publication date
Apr 22, 2004
Patrick James McGuinness
G06 - COMPUTING CALCULATING COUNTING