Membership
Tour
Register
Log in
Stephen Flannagan
Follow
Person
Austin, TX, US
People
Overview
Industries
Organizations
People
Information
Impact
Patents Grants
last 30 patents
Information
Patent Grant
Cascode sense AMP and column select circuit and method of operation
Patent number
6,473,349
Issue date
Oct 29, 2002
Motorola, Inc.
Stephen T. Flannagan
G11 - INFORMATION STORAGE
Information
Patent Grant
Integrated circuit memory having a fuse detect circuit and method t...
Patent number
6,157,583
Issue date
Dec 5, 2000
Motorola, Inc.
Glenn E. Starnes
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Buffer circuit, memory device, and integrated circuit for receiving...
Patent number
6,044,036
Issue date
Mar 28, 2000
Motorola, Inc.
Stephen T. Flannagan
G11 - INFORMATION STORAGE
Information
Patent Grant
Square-law clamping circuit
Patent number
6,031,408
Issue date
Feb 29, 2000
Motorola, Inc.
Stephen Flannagan
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Layout for noise reduction on a reference voltage
Patent number
5,670,815
Issue date
Sep 23, 1997
Motorola, Inc.
Lawrence F. Childs
H01 - BASIC ELECTRIC ELEMENTS
Information
Patent Grant
Delay locked loop for detecting the phase difference of two signals...
Patent number
5,610,543
Issue date
Mar 11, 1997
Motorola Inc.
Ray Chang
G11 - INFORMATION STORAGE
Information
Patent Grant
ECL differential multiplexing circuit
Patent number
5,485,110
Issue date
Jan 16, 1996
Motorola Inc.
Kenneth W. Jones
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Power-on reset circuit for preventing multiple word line selections...
Patent number
5,477,176
Issue date
Dec 19, 1995
Motorola Inc.
Ray Chang
G11 - INFORMATION STORAGE
Information
Patent Grant
Delay locked loop for detecting the phase difference of two signals...
Patent number
5,440,515
Issue date
Aug 8, 1995
Motorola Inc.
Ray Chang
G11 - INFORMATION STORAGE
Information
Patent Grant
Write control for a memory using a delay locked loop
Patent number
5,440,514
Issue date
Aug 8, 1995
Motorola Inc.
Stephen T. Flannagan
G11 - INFORMATION STORAGE
Information
Patent Grant
Latching ECL to CMOS input buffer circuit
Patent number
5,426,381
Issue date
Jun 20, 1995
Motorola Inc.
Stephen T. Flannagan
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Memory having bit line load with automatic bit line precharge and e...
Patent number
5,416,744
Issue date
May 16, 1995
Motorola Inc.
Stephen T. Flannagan
G11 - INFORMATION STORAGE
Information
Patent Grant
Synchronous memory having parallel output data paths
Patent number
5,402,389
Issue date
Mar 28, 1995
Motorola, Inc.
Stephen T. Flannagan
G11 - INFORMATION STORAGE
Information
Patent Grant
Pipelined memory having synchronous and asynchronous operating modes
Patent number
5,384,737
Issue date
Jan 24, 1995
Motorola Inc.
Lawrence F. Childs
G11 - INFORMATION STORAGE
Information
Patent Grant
Driver circuit for output buffers
Patent number
5,293,081
Issue date
Mar 8, 1994
Motorola, Inc.
Jennifer Y. Chiao
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
BICMOS sense amplifier with reverse bias protection
Patent number
5,287,314
Issue date
Feb 15, 1994
Motorola, Inc.
Stephen T. Flannagan
G11 - INFORMATION STORAGE
Information
Patent Grant
Memory with column redundancy and localized column redundancy contr...
Patent number
5,268,866
Issue date
Dec 7, 1993
Motorola, Inc.
Tiasheng Feng
G11 - INFORMATION STORAGE
Information
Patent Grant
ECL logic gate with voltage protection
Patent number
5,256,917
Issue date
Oct 26, 1993
Motorola, Inc.
Stephen T. Flannagan
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Regulated BiCMOS output buffer
Patent number
5,184,033
Issue date
Feb 2, 1993
Motorola, Inc.
Jennifer Y. Chiao
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
BICMOS combined bit line load and write gate for a memory
Patent number
5,173,877
Issue date
Dec 22, 1992
Motorola, Inc.
Stephen T. Flannagan
G11 - INFORMATION STORAGE
Information
Patent Grant
Logic level shifting circuit with minimal delay
Patent number
5,059,829
Issue date
Oct 22, 1991
Motorola, Inc.
Stephen T. Flannagan
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
High speed logic circuit with reduced quiescent current
Patent number
5,043,602
Issue date
Aug 27, 1991
Motorola, Inc.
Stephen T. Flannagan
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
Non-address transition detection memory with improved access time
Patent number
4,964,083
Issue date
Oct 16, 1990
Motorola, Inc.
Scott G. Nogle
G11 - INFORMATION STORAGE
Information
Patent Grant
Memory using distributed data line loading
Patent number
4,928,268
Issue date
May 22, 1990
Motorola, Inc.
Scott G. Nogle
G11 - INFORMATION STORAGE
Information
Patent Grant
Memory input buffer with hysteresis and dc margin
Patent number
4,807,198
Issue date
Feb 21, 1989
Motorola, Inc.
Stephen T. Flannagan
G11 - INFORMATION STORAGE
Information
Patent Grant
Redundancy for a block-architecture memory
Patent number
4,807,191
Issue date
Feb 21, 1989
Motorola, Inc.
Stephen T. Flannagan
G11 - INFORMATION STORAGE
Information
Patent Grant
Circuit for enabling a transmission gate in response to predecoded...
Patent number
4,763,306
Issue date
Aug 9, 1988
Motorola, Inc.
Stephen T. Flannagan
G11 - INFORMATION STORAGE
Information
Patent Grant
Write-drive data controller
Patent number
4,763,303
Issue date
Aug 9, 1988
Motorola, Inc.
Stephen T. Flannagan
G11 - INFORMATION STORAGE
Information
Patent Grant
Identity circuit for an integrated circuit using a fuse and transis...
Patent number
4,716,302
Issue date
Dec 29, 1987
Motorola, Inc.
Stephen T. Flannagan
H03 - BASIC ELECTRONIC CIRCUITRY
Information
Patent Grant
High performance output driver
Patent number
4,716,550
Issue date
Dec 29, 1987
Motorola, Inc.
Stephen T. Flannagan
G11 - INFORMATION STORAGE