Address circuits Decoders Word-line control circuits

Industry

CPC
G11C16/08

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G11Information storage G11CSTATIC STORES G11C16/00Erasable programmable read-only memories

Current Industry

G11C16/08Address circuits Decoders Word-line control circuits

Industries

Patents Grantslast 30 patents

Information Patent Grant
Memory device, programming method and memory system
- Patent number 12,183,399
- Issue date Dec 31, 2024
- Yangtze Memory Technologies Co., Ltd.
- Liang Qiao
- G11 - INFORMATION STORAGE
Information Patent Grant
Eliminating write disturb for system metadata in a memory sub-system
- Patent number 12,183,406
- Issue date Dec 31, 2024
- Micron Technology, Inc.
- Tingjun Xie
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device
- Patent number 12,185,533
- Issue date Dec 31, 2024
- Kioxia Corporation
- Hideto Takekida
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
NAND flash programming and method of applying read pulse before end...
- Patent number 12,183,389
- Issue date Dec 31, 2024
- Kioxia Corporation
- Manabu Sato
- G11 - INFORMATION STORAGE
Information Patent Grant
Silicon-oxide-nitride-oxide-silicon based multi-level non-volatile...
- Patent number 12,183,395
- Issue date Dec 31, 2024
- Infineon Technologies LLC
- Venkatraman Prabhakar
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Three-dimensional memory device and improved methods of reading the...
- Patent number 12,183,403
- Issue date Dec 31, 2024
- Yangtze Memory Technologies Co., Ltd.
- Siyuan Wang
- G11 - INFORMATION STORAGE
Information Patent Grant
Microelectronic devices and related memory devices
- Patent number 12,185,546
- Issue date Dec 31, 2024
- Loestar Licensing Group LLC
- Shuangqiang Luo
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory circuits and devices, and methods thereof
- Patent number 12,183,397
- Issue date Dec 31, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Yih Wang
- G11 - INFORMATION STORAGE
Information Patent Grant
Three dimensional stacked nonvolatile semiconductor memory having a...
- Patent number 12,183,400
- Issue date Dec 31, 2024
- Kioxia Corporation
- Hiroshi Maejima
- G11 - INFORMATION STORAGE
Information Patent Grant
Drift aware read operations
- Patent number 12,176,029
- Issue date Dec 24, 2024
- Micron Technology, Inc.
- Karthik Sarpatwari
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device, operating method thereof, system, and storage medium
- Patent number 12,176,033
- Issue date Dec 24, 2024
- Yangtze Memory Technologies Co., Ltd.
- Zhipeng Dong
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor storage device
- Patent number 12,178,049
- Issue date Dec 24, 2024
- Kioxia Corporation
- Hiroyuki Kutsukake
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device for controlling word line voltage and operating metho...
- Patent number 12,176,036
- Issue date Dec 24, 2024
- Samsung Electronics Co., Ltd.
- Sara Choi
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device and method of operating the memory device
- Patent number 12,176,041
- Issue date Dec 24, 2024
- SK hynix Inc.
- Hye Lyoung Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Operating a chalcogenide memory with vertical word and vertical wor...
- Patent number 12,176,042
- Issue date Dec 24, 2024
- Micron Technology, Inc.
- Agostino Pirovano
- G11 - INFORMATION STORAGE
Information Patent Grant
Three-dimensional memory device programming with reduced disturbance
- Patent number 12,176,043
- Issue date Dec 24, 2024
- Yangtze Memory Technologies Co., Ltd.
- Yali Song
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor devices including upper and lower selectors
- Patent number 12,178,046
- Issue date Dec 24, 2024
- Samsung Electronics Co., Ltd.
- Kohji Kanamori
- G11 - INFORMATION STORAGE
Information Patent Grant
Word line dependent pass voltage ramp rate to improve performance o...
- Patent number 12,176,032
- Issue date Dec 24, 2024
- SANDISK TECHNOLOGIES LLC
- Abu Naser Zainuddin
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Non-volatile memory with different word line to word line pitches
- Patent number 12,176,037
- Issue date Dec 24, 2024
- SanDisk Technologies LLC
- Xiang Yang
- G11 - INFORMATION STORAGE
Information Patent Grant
Concurrent programming of retired wordline cells with dummy data
- Patent number 12,170,113
- Issue date Dec 17, 2024
- Micron Technology, Inc.
- Jeffrey S. McNeil
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device and method of operating the same
- Patent number 12,165,718
- Issue date Dec 10, 2024
- SK hynix Inc.
- Hyun Seob Shin
- G11 - INFORMATION STORAGE
Information Patent Grant
Systems and methods for performing dynamic on-chip calibration of m...
- Patent number 12,165,692
- Issue date Dec 10, 2024
- Micron Technology, Inc.
- Michele Piccardi
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device
- Patent number 12,165,711
- Issue date Dec 10, 2024
- Kioxia Corporation
- Kosuke Yanagidaira
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory system
- Patent number 12,165,712
- Issue date Dec 10, 2024
- Kioxia Corporation
- Tsukasa Tokutomi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method of performing programming operation and related memory device
- Patent number 12,165,716
- Issue date Dec 10, 2024
- Yangtze Memory Technologies Co., Ltd.
- Xinlei Jia
- G11 - INFORMATION STORAGE
Information Patent Grant
Three-dimensional memory device and method for detecting leakage state
- Patent number 12,165,727
- Issue date Dec 10, 2024
- Yangtze Memory Technologies Co., Ltd.
- Weihua Shi
- G11 - INFORMATION STORAGE
Information Patent Grant
Nonvolatile memory device and operation method of detecting defecti...
- Patent number 12,165,721
- Issue date Dec 10, 2024
- Samsung Electronics Co., Ltd.
- Kwangho Choi
- G11 - INFORMATION STORAGE
Information Patent Grant
Cross-temperature compensation based on media endurance in memory d...
- Patent number 12,164,783
- Issue date Dec 10, 2024
- Micron Technology, Inc.
- Hyungseok Kim
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory cell voltage level selection
- Patent number 12,165,709
- Issue date Dec 10, 2024
- Micron Technology, Inc.
- Tingjun Xie
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device
- Patent number 12,159,678
- Issue date Dec 3, 2024
- Kioxia Corporation
- Tetsuaki Utsumi
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
ADDRESS COUNTER USING ASYNCHRONOUS INPUT AND OPERATING METHOD THEREOF
- Publication number 20250006263
- Publication date Jan 2, 2025
- SK HYNIX INC.
- Su Han LEE
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE AND OPERATING METHOD THEREOF
- Publication number 20250006264
- Publication date Jan 2, 2025
- Samsung Electronics Co., Ltd.
- Woosul Shin
- G11 - INFORMATION STORAGE
Information Patent Application
DYNAMIC INTERFERENCE COMPENSATION FOR SOFT DECODING IN MEMORY STORA...
- Publication number 20250006265
- Publication date Jan 2, 2025
- KIOXIA Corporation
- Avi Steiner
- G11 - INFORMATION STORAGE
Information Patent Application
PROGRAMMING TECHNIQUES THAT UTILIZE ANALOG BITSCAN IN A MEMORY DEVICE
- Publication number 20250006279
- Publication date Jan 2, 2025
- Western Digital Technologies, Inc.
- Hua-Ling Hsu
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY, MEMORY SYSTEM, ELECTRONIC DEVICE, AND OPERATING METHOD
- Publication number 20250006268
- Publication date Jan 2, 2025
- Yangtze Memory Technologies Co., Ltd.
- Chenhui LI
- G11 - INFORMATION STORAGE
Information Patent Application
METHOD FOR CONTROLLING A MEMORY SYSTEM, A MEMORY SYSTEM, AND AN ELE...
- Publication number 20250006262
- Publication date Jan 2, 2025
- Yangtze Memory Technologies Co., Ltd.
- Teng ZHOU
- G11 - INFORMATION STORAGE
Information Patent Application
MANAGING ALLOCATION OF BLOCKS ACROSS PLANES IN A MEMORY SUB-SYSTEM
- Publication number 20250006270
- Publication date Jan 2, 2025
- Micron Technology, Inc.
- Yu-Chung Lien
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY, MEMORY SYSTEMS AND METHODS OF OPERATING MEMORY
- Publication number 20250006274
- Publication date Jan 2, 2025
- Yangtze Memory Technologies Co., Ltd.
- SongMin Jiang
- G11 - INFORMATION STORAGE
Information Patent Application
MANAGING ALLOCATION OF BLOCKS IN A MEMORY SUB-SYSTEM
- Publication number 20250006269
- Publication date Jan 2, 2025
- Micron Technology, Inc.
- Yu-Chung Lien
- G11 - INFORMATION STORAGE
Information Patent Application
ERASE TECHNIQUES USING ANALOG BITSCAN IN A MEMORY DEVICE
- Publication number 20250006278
- Publication date Jan 2, 2025
- Western Digital Technologies, Inc.
- Henry Chin
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE, THE OPERATION METHOD THEREOF AND MEMORY SYSTEM
- Publication number 20240428855
- Publication date Dec 26, 2024
- Yangtze Memory Technologies Co., Ltd.
- Zhihong Li
- G11 - INFORMATION STORAGE
Information Patent Application
BALANCING DATA IN MEMORY
- Publication number 20240428863
- Publication date Dec 26, 2024
- Micron Technology, Inc.
- Marco Sforzin
- G11 - INFORMATION STORAGE
Information Patent Application
Identifying unusable memory blocks based on zeros-ones imbalance in...
- Publication number 20240428877
- Publication date Dec 26, 2024
- Apple Inc.
- Assaf Shappir
- G11 - INFORMATION STORAGE
Information Patent Application
BLOCK-ON-BLOCK MEMORY ARRAY ARCHITECTURE USING BI-DIRECTIONAL STAIR...
- Publication number 20240431110
- Publication date Dec 26, 2024
- Lodestar Licensing Group LLC
- Aaron S. Yip
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
DYNAMIC ADJUSTMENT OF THRESHOLD VOLTAGE OFFSETS FOR WORDLINE GROUPS
- Publication number 20240427500
- Publication date Dec 26, 2024
- Micron Technology, Inc.
- Nicola Ciocchini
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MANAGING COMPENSATION FOR CELL-TO-CELL COUPLING AND LATERAL MIGRATI...
- Publication number 20240428858
- Publication date Dec 26, 2024
- Micron Technology, Inc.
- Mustafa N. Kaynak
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEEDING BIAS CONTROL FOR SUB-BLOCK GROUPS IN A MEMORY DEVICE
- Publication number 20240428862
- Publication date Dec 26, 2024
- Micron Technology, Inc.
- Taehyun Kim
- G11 - INFORMATION STORAGE
Information Patent Application
BIT LINE BIAS IN PARTIALLY PROGRAMMED BLOCK READ OPERATIONS
- Publication number 20240428865
- Publication date Dec 26, 2024
- Micron Technology, Inc.
- Hanping Chen
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICE
- Publication number 20240431101
- Publication date Dec 26, 2024
- KIOXIA Corporation
- Mitsuhiro NOGUCHI
- G11 - INFORMATION STORAGE
Information Patent Application
INTERLEAVED STRING DRIVERS, STRING DRIVER WITH NARROW ACTIVE REGION...
- Publication number 20240428859
- Publication date Dec 26, 2024
- Micron Technology, Inc.
- Michael A. Smith
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SYSTEMS AND METHODS TO AVOID OVER PROGRAMMING AT INFREQUENT SMART V...
- Publication number 20240428871
- Publication date Dec 26, 2024
- Western Digital Technologies, Inc.
- Kyeongran Yoo
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR MEMORY DEVICE
- Publication number 20240428866
- Publication date Dec 26, 2024
- KIOXIA Corporation
- Yuki INUZUKA
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE
- Publication number 20240420764
- Publication date Dec 19, 2024
- KIOXIA Corporation
- Hiroshi MAEJIMA
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY SYSTEM
- Publication number 20240420778
- Publication date Dec 19, 2024
- KIOXIA Corporation
- Tsukasa TOKUTOMI
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
NON-VOLATILE MEMORY
- Publication number 20240420794
- Publication date Dec 19, 2024
- Samsung Electronics Co., Ltd.
- Youhwan Kim
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE AND OPERATING METHOD OF THE MEMORY DEVICE
- Publication number 20240420763
- Publication date Dec 19, 2024
- SK HYNIX INC.
- Jung Shik JANG
- G11 - INFORMATION STORAGE
Information Patent Application
NONVOLATILE MEMORY DEVICES AND METHODS OF CONTROLLING ERASE OPERATI...
- Publication number 20240420772
- Publication date Dec 19, 2024
- Samsung Electronics Co., Ltd.
- Sangwon Park
- G11 - INFORMATION STORAGE
Information Patent Application
READ POWER SAVINGS BY TEMPORARILY DISABLING BITLINE VOLTAGE
- Publication number 20240420773
- Publication date Dec 19, 2024
- Western Digital Technologies, Inc.
- Xiang Yang
- G11 - INFORMATION STORAGE
Information Patent Application
OPEN BLOCK DETECTION METHOD USING FOR FIRST AND SECOND TIME PERIOD...
- Publication number 20240420775
- Publication date Dec 19, 2024
- Western Digital Technologies, Inc.
- Albert Chen
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE AND METHOD OF OPERATING MEMORY DEVICE
- Publication number 20240420777
- Publication date Dec 19, 2024
- SK HYNIX INC.
- Byoung Young KIM
- G11 - INFORMATION STORAGE

Address circuits Decoders Word-line control circuits

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Memory device, programming method and memory system

Eliminating write disturb for system metadata in a memory sub-system

Semiconductor memory device

NAND flash programming and method of applying read pulse before end...

Silicon-oxide-nitride-oxide-silicon based multi-level non-volatile...

Three-dimensional memory device and improved methods of reading the...

Microelectronic devices and related memory devices

Memory circuits and devices, and methods thereof

Three dimensional stacked nonvolatile semiconductor memory having a...

Drift aware read operations

Memory device, operating method thereof, system, and storage medium

Semiconductor storage device

Memory device for controlling word line voltage and operating metho...

Memory device and method of operating the memory device

Operating a chalcogenide memory with vertical word and vertical wor...

Three-dimensional memory device programming with reduced disturbance

Semiconductor devices including upper and lower selectors

Word line dependent pass voltage ramp rate to improve performance o...

Non-volatile memory with different word line to word line pitches

Concurrent programming of retired wordline cells with dummy data

Memory device and method of operating the same

Systems and methods for performing dynamic on-chip calibration of m...

Semiconductor memory device

Memory system

Method of performing programming operation and related memory device

Three-dimensional memory device and method for detecting leakage state

Nonvolatile memory device and operation method of detecting defecti...

Cross-temperature compensation based on media endurance in memory d...

Memory cell voltage level selection

Semiconductor memory device

Patents Applicationslast 30 patents

ADDRESS COUNTER USING ASYNCHRONOUS INPUT AND OPERATING METHOD THEREOF

MEMORY DEVICE AND OPERATING METHOD THEREOF

DYNAMIC INTERFERENCE COMPENSATION FOR SOFT DECODING IN MEMORY STORA...

PROGRAMMING TECHNIQUES THAT UTILIZE ANALOG BITSCAN IN A MEMORY DEVICE

MEMORY, MEMORY SYSTEM, ELECTRONIC DEVICE, AND OPERATING METHOD

METHOD FOR CONTROLLING A MEMORY SYSTEM, A MEMORY SYSTEM, AND AN ELE...

MANAGING ALLOCATION OF BLOCKS ACROSS PLANES IN A MEMORY SUB-SYSTEM

MEMORY, MEMORY SYSTEMS AND METHODS OF OPERATING MEMORY

MANAGING ALLOCATION OF BLOCKS IN A MEMORY SUB-SYSTEM

ERASE TECHNIQUES USING ANALOG BITSCAN IN A MEMORY DEVICE

MEMORY DEVICE, THE OPERATION METHOD THEREOF AND MEMORY SYSTEM

BALANCING DATA IN MEMORY

Identifying unusable memory blocks based on zeros-ones imbalance in...

BLOCK-ON-BLOCK MEMORY ARRAY ARCHITECTURE USING BI-DIRECTIONAL STAIR...

DYNAMIC ADJUSTMENT OF THRESHOLD VOLTAGE OFFSETS FOR WORDLINE GROUPS

MANAGING COMPENSATION FOR CELL-TO-CELL COUPLING AND LATERAL MIGRATI...

SEEDING BIAS CONTROL FOR SUB-BLOCK GROUPS IN A MEMORY DEVICE

BIT LINE BIAS IN PARTIALLY PROGRAMMED BLOCK READ OPERATIONS

SEMICONDUCTOR DEVICE

INTERLEAVED STRING DRIVERS, STRING DRIVER WITH NARROW ACTIVE REGION...

SYSTEMS AND METHODS TO AVOID OVER PROGRAMMING AT INFREQUENT SMART V...

SEMICONDUCTOR MEMORY DEVICE

MEMORY DEVICE

MEMORY SYSTEM

NON-VOLATILE MEMORY

MEMORY DEVICE AND OPERATING METHOD OF THE MEMORY DEVICE

NONVOLATILE MEMORY DEVICES AND METHODS OF CONTROLLING ERASE OPERATI...

READ POWER SAVINGS BY TEMPORARILY DISABLING BITLINE VOLTAGE

OPEN BLOCK DETECTION METHOD USING FOR FIRST AND SECOND TIME PERIOD...

MEMORY DEVICE AND METHOD OF OPERATING MEMORY DEVICE