Apparatus or processes for interconnecting storage elements

Industry

CPC
G11C5/12

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G11Information storage G11CSTATIC STORES G11C5/00Details of stores covered by G11C11/00

Current Industry

G11C5/12Apparatus or processes for interconnecting storage elements

Industries

Patents Grantslast 30 patents

Information Patent Grant
Circuits and methods of detecting at least partial breakdown of can...
- Patent number 12,080,378
- Issue date Sep 3, 2024
- ARM Limited
- Fernando Garcia Redondo
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor devices, hybrid transistors, and related methods
- Patent number 11,856,799
- Issue date Dec 26, 2023
- Micron Technology, Inc.
- Kamal M. Karda
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Disk drive and carrier assembly
- Patent number 11,688,432
- Issue date Jun 27, 2023
- International Business Machines Corporation
- Jonathan Oswaldo Lara Dominguez
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Three dimensional memory device and method for fabricating the same
- Patent number 10,685,971
- Issue date Jun 16, 2020
- Macronix International Co., Ltd.
- Yu-Wei Jiang
- G11 - INFORMATION STORAGE
Information Patent Grant
Monolithic memory comprising 1T1R code memory and 1TnR storage clas...
- Patent number 9,697,874
- Issue date Jul 4, 2017
- Crossbar, Inc.
- Mehdi Asnaashari
- G11 - INFORMATION STORAGE
Information Patent Grant
Three dimensional memory control circuitry
- Patent number 9,620,229
- Issue date Apr 11, 2017
- Intel Corporation
- Mark Helm
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory card placement within a solid state drive
- Patent number 9,583,153
- Issue date Feb 28, 2017
- Western Digital Technologies, Inc.
- Mohammad Sarraf
- G11 - INFORMATION STORAGE
Information Patent Grant
Methods and systems to read a magnetic tunnel junction (MTJ) based...
- Patent number 9,455,011
- Issue date Sep 27, 2016
- Intel Corporation
- Arijit Raychowdhury
- G11 - INFORMATION STORAGE
Information Patent Grant
Electronic device, memory cell, and method of flowing electric current
- Patent number 9,269,899
- Issue date Feb 23, 2016
- Micron Technology, Inc.
- Kamal M. Karda
- G11 - INFORMATION STORAGE
Information Patent Grant
Three dimensional memory control circuitry
- Patent number 9,202,536
- Issue date Dec 1, 2015
- Intel Corporation
- Mark Helm
- G11 - INFORMATION STORAGE
Information Patent Grant
Dual memory bitcell with shared virtual ground
- Patent number 9,171,586
- Issue date Oct 27, 2015
- Oracle International Corporation
- Jeff Wenzen Chi
- G11 - INFORMATION STORAGE
Information Patent Grant
Resistive random access memory equalization and sensing
- Patent number 8,982,647
- Issue date Mar 17, 2015
- Crossbar, Inc.
- Hagop Nazarian
- G11 - INFORMATION STORAGE
Information Patent Grant
Mixed-scale electronic interfaces
- Patent number 8,773,882
- Issue date Jul 8, 2014
- Hewlett-Packard Development Company, L.P.
- Zhiyong Li
- B82 - NANO-TECHNOLOGY
Information Patent Grant
Mixed-scale electronic interfaces
- Patent number 7,741,204
- Issue date Jun 22, 2010
- Hewlett-Packard Development Company, L.P.
- Zhiyong Li
- G11 - INFORMATION STORAGE
Information Patent Grant
Computer system for multi-type DRAM support
- Patent number 6,681,271
- Issue date Jan 20, 2004
- Acer Laboratories, Inc.
- Tsai Chih-Hung
- G11 - INFORMATION STORAGE
Information Patent Grant
TSOP memory chip housing configuration
- Patent number 6,538,895
- Issue date Mar 25, 2003
- Infineon Technologies AG
- Andreas Wörz
- G11 - INFORMATION STORAGE
Information Patent Grant
Symmetric memory board
- Patent number 6,097,619
- Issue date Aug 1, 2000
- Compaq Computer Corp.
- Kevin Nguyen
- G11 - INFORMATION STORAGE
Information Patent Grant
Apparatus for threading a wire through magnetic cores of a memory m...
- Patent number 4,841,629
- Issue date Jun 27, 1989
- Algimantas Y. Fedaravichjus
- G11 - INFORMATION STORAGE
Information Patent Grant
Apparatus for orienting magnetic cores during fabrication of memory...
- Patent number 4,791,720
- Issue date Dec 20, 1988
- Kaunasskii Politekhnicheskii Institut
- Algimantas J. Fedaravichjus
- G11 - INFORMATION STORAGE
Information Patent Grant
Method of manufacturing 3-D memories
- Patent number 4,047,288
- Issue date Sep 13, 1977
- Jury Alexandrovich Burkin
- G11 - INFORMATION STORAGE
Information Patent Grant
Method for making memory plane for magnetic decoder
- Patent number 4,014,092
- Issue date Mar 29, 1977
- Jury Alexandrovich Burkin
- G11 - INFORMATION STORAGE
Information Patent Grant
3887904
- Patent number 3,887,904
- Issue date Jun 3, 1975
- G11 - INFORMATION STORAGE
Information Patent Grant
3875658
- Patent number 3,875,658
- Issue date Apr 8, 1975
- G11 - INFORMATION STORAGE
Information Patent Grant
3875639
- Patent number 3,875,639
- Issue date Apr 8, 1975
- G11 - INFORMATION STORAGE
Information Patent Grant
3875659
- Patent number 3,875,659
- Issue date Apr 8, 1975
- G11 - INFORMATION STORAGE
Information Patent Grant
3872581
- Patent number 3,872,581
- Issue date Mar 25, 1975
- G11 - INFORMATION STORAGE
Information Patent Grant
3872454
- Patent number 3,872,454
- Issue date Mar 18, 1975
- G11 - INFORMATION STORAGE
Information Patent Grant
3859720
- Patent number 3,859,720
- Issue date Jan 14, 1975
- G11 - INFORMATION STORAGE
Information Patent Grant
3858294
- Patent number 3,858,294
- Issue date Jan 7, 1975
- G11 - INFORMATION STORAGE
Information Patent Grant
3857184
- Patent number 3,857,184
- Issue date Dec 31, 1974
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
SEMICONDUCTOR DEVICES AND HYBRID TRANSISTORS
- Publication number 20240099026
- Publication date Mar 21, 2024
- Micron Technology, Inc.
- Kamal M. Karda
- G11 - INFORMATION STORAGE
Information Patent Application
Circuits and Methods of Detecting at Least Partial Breakdown of Can...
- Publication number 20230317126
- Publication date Oct 5, 2023
- ARM Limited
- Fernando Garcia Redondo
- G11 - INFORMATION STORAGE
Information Patent Application
THREE DIMENSIONAL MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME
- Publication number 20200119025
- Publication date Apr 16, 2020
- Macronix International Co., Ltd.
- Yu-Wei JIANG
- G11 - INFORMATION STORAGE
Information Patent Application
DUAL MEMORY BITCELL WITH SHARED VIRTUAL GROUND
- Publication number 20150235674
- Publication date Aug 20, 2015
- Jeff Wenzen Chi
- G11 - INFORMATION STORAGE
Information Patent Application
METHODS AND SYSTEMS TO READ A MAGNETIC TUNNEL JUNCTION (MTJ) BASED...
- Publication number 20150206564
- Publication date Jul 23, 2015
- Arijit Raychowdhury
- G11 - INFORMATION STORAGE
Information Patent Application
THREE DIMENSIONAL MEMORY CONTROL CIRCUITRY
- Publication number 20140146612
- Publication date May 29, 2014
- Mark Helm
- G11 - INFORMATION STORAGE
Information Patent Application
RESISTIVE RANDOM ACCESS MEMORY EQUALIZATION AND SENSING
- Publication number 20140133211
- Publication date May 15, 2014
- Crossbar, Inc.
- Hagop NAZARIAN
- G11 - INFORMATION STORAGE
Information Patent Application
MIXED-SCALE ELECTRONIC INTERFACES
- Publication number 20100197117
- Publication date Aug 5, 2010
- Zhiyong Li
- G11 - INFORMATION STORAGE
Information Patent Application
Mixed-scale electronic interfaces
- Publication number 20080099929
- Publication date May 1, 2008
- Zhiyong Li
- G11 - INFORMATION STORAGE
Information Patent Application
Low profile removable memory module
- Publication number 20050185438
- Publication date Aug 25, 2005
- Wei Ching
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
TSOP memory chip housing configuration
- Publication number 20030127723
- Publication date Jul 10, 2003
- Infineon Technologies AG
- Andreas Worz
- G11 - INFORMATION STORAGE
Information Patent Application
TSOP memory chip housing configuration
- Publication number 20030012002
- Publication date Jan 16, 2003
- Andreas Worz
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Computer system for multi-type DRAM support
- Publication number 20020018354
- Publication date Feb 14, 2002
- Acer Laboratories Inc.
- Tsai Chih-Hung
- G11 - INFORMATION STORAGE

Apparatus or processes for interconnecting storage elements

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Circuits and methods of detecting at least partial breakdown of can...

Semiconductor devices, hybrid transistors, and related methods

Disk drive and carrier assembly

Three dimensional memory device and method for fabricating the same

Monolithic memory comprising 1T1R code memory and 1TnR storage clas...

Three dimensional memory control circuitry

Memory card placement within a solid state drive

Methods and systems to read a magnetic tunnel junction (MTJ) based...

Electronic device, memory cell, and method of flowing electric current

Three dimensional memory control circuitry

Dual memory bitcell with shared virtual ground

Resistive random access memory equalization and sensing

Mixed-scale electronic interfaces

Mixed-scale electronic interfaces

Computer system for multi-type DRAM support

TSOP memory chip housing configuration

Symmetric memory board

Apparatus for threading a wire through magnetic cores of a memory m...

Apparatus for orienting magnetic cores during fabrication of memory...

Method of manufacturing 3-D memories

Method for making memory plane for magnetic decoder

3887904

3875658

3875639

3875659

3872581

3872454

3859720

3858294

3857184

Patents Applicationslast 30 patents

SEMICONDUCTOR DEVICES AND HYBRID TRANSISTORS

Circuits and Methods of Detecting at Least Partial Breakdown of Can...

THREE DIMENSIONAL MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME

DUAL MEMORY BITCELL WITH SHARED VIRTUAL GROUND

METHODS AND SYSTEMS TO READ A MAGNETIC TUNNEL JUNCTION (MTJ) BASED...

THREE DIMENSIONAL MEMORY CONTROL CIRCUITRY

RESISTIVE RANDOM ACCESS MEMORY EQUALIZATION AND SENSING

MIXED-SCALE ELECTRONIC INTERFACES

Mixed-scale electronic interfaces

Low profile removable memory module

TSOP memory chip housing configuration

TSOP memory chip housing configuration

Computer system for multi-type DRAM support