Claims
- 1. A configuration, comprising:
a rewiring configuration formed as a leadframe having connecting lines with free ends, said free ends having a cross-sectional shape selected from the group consisting of groove-shaped free ends, trough-shaped free ends, u-shaped free ends and v-shaped free ends; and at least two thin small online package (TSOP) memory chip housings having contours of identical cross section, including a first TSOP memory chip housing and a second TSOP memory chip housing, stacked one on another, each of said two TSOP memory chip housings having an interior and at least one memory chip with a number of pins disposed in said interior of each of said two TSOP memory chip housings, said leadframe disposed one of between said two TSOP memory chip housings and at a side between said two TSOP memory chip housings, said pins leading out of said first TSOP memory chip housing being connected through said leadframe to said pins leading out of said second TSOP memory chip housing, said pins having ends leading out of said two TSOP memory chip housings and said ends formed in a shape selected from the group consisting of s-shaped ends in cross-section, step-shaped ends in cross section, kinked over downward ends and kinked over upward ends, and said pins of different ones of said two TSOP memory chip housings disposed one over another and aligned in parallel with one another in space.
- 2. The configuration according to claim 1, wherein said connecting lines of said leadframe are shaped at said free ends such that said free ends connect said pins in each case located directly one next another of said two TSOP memory chip housings.
- 3. The configuration according to claim 1, wherein at least one of said two TSOP memory chip housings is connected mechanically to said leadframe.
- 4. The configuration according to claim 1, wherein said pins are one of soldered and welded to said free ends of said connecting lines of said leadframe.
- 5. The configuration according to claim 1, wherein at least one of said two TSOP memory chip housings is connected mechanically, by an adhesive bond, to said leadframe.
- 6. A configuration, comprising:
thin small online package (TSOP) memory chip housings having contours of identical cross section, each of said TSOP memory chip housings having an interior and at least one memory chip with a number of pins disposed in said interior of each of said TSOP memory chip housings and said pins leading out of said TSOP memory chip housings; and a plurality of leadframes each having connecting lines with free ends, said free ends having a cross-sectional shape selected from the group consisting of groove-shaped free ends, trough-shaped free ends, u-shaped free ends and v-shaped free ends, each of said leadframes disposed one of between two of said TSOP memory chip housings and at a side between two of said TSOP memory chip housings; a respective one of said leadframes and a respective two of said TSOP memory chip housings including a first TSOP memory chip housing and a second TSOP memory chip housing, stacked one on another with said respective leadframe disposed inbetween forms one of a plurality of stacks, said pins leading out of said first TSOP memory chip housing being connected through said respective leadframe to said pins leading out of said second TSOP memory chip housing, said pins having ends leading out of said two TSOP memory chip housings and said ends formed in a shape selected from the group consisting of s-shaped ends in cross-section, step-shaped ends in cross section, kinked over downward ends and kinked over upward ends, and said pins of different ones of said two TSOP memory chip housings disposed one over another and aligned in parallel with one another in space.
- 7. The configuration according to claim 6, including a common carrier and at least two of said stacks are disposed beside one another, and in that said leadframes of said at least two stacks are disposed on said common carrier.
Priority Claims (1)
Number |
Date |
Country |
Kind |
199 33 265.7 |
Jul 1999 |
DE |
|
CROSS-REFERENCE TO RELATED APPLICATION
[0001] This is a division of U.S. application Ser. No. 10/047,815, filed Jan. 15, 2002, which was a continuation of copending International Application PCT/DE00/02292, filed Jul. 13, 2000, which designated the United States and which was not published in English.
Divisions (1)
|
Number |
Date |
Country |
Parent |
10047815 |
Jan 2002 |
US |
Child |
10375762 |
Feb 2003 |
US |
Continuations (1)
|
Number |
Date |
Country |
Parent |
PCT/DE00/02292 |
Jul 2000 |
US |
Child |
10047815 |
Jan 2002 |
US |