Arrangements for selecting an address in a digital store

Industry

CPC
G11C8/00

This industry / category may be too specific. Please go to a parent level for more data

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Memory device, semiconductor system, and data processing system
- Patent number 12,327,605
- Issue date Jun 10, 2025
- SK Hynix Inc.
- Yong Sang Park
- G11 - INFORMATION STORAGE
Information Patent Grant
Small-area common-voltage anti-fuse array
- Patent number 12,327,597
- Issue date Jun 10, 2025
- Yield Microelectronics Corp.
- Yu-Ting Huang
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device with buried gate word line drivers
- Patent number 12,322,475
- Issue date Jun 3, 2025
- SK Hynix Inc.
- Dong Hyun Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory devices with controlled wordline ramp rates, and associated...
- Patent number 12,322,444
- Issue date Jun 3, 2025
- Micron Technology, Inc.
- Allahyar Vahidimowlavi
- G11 - INFORMATION STORAGE
Information Patent Grant
Refresh address generation circuit and method, memory, and electron...
- Patent number 12,322,431
- Issue date Jun 3, 2025
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Yinchuan Gu
- G11 - INFORMATION STORAGE
Information Patent Grant
Write leveling circuit applied to memory, and method and apparatus...
- Patent number 12,315,595
- Issue date May 27, 2025
- Zhiqiang Zhang
- G11 - INFORMATION STORAGE
Information Patent Grant
Word line driver, word line driver array, and semiconductor structure
- Patent number 12,315,596
- Issue date May 27, 2025
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Sungsoo Chi
- G11 - INFORMATION STORAGE
Information Patent Grant
Method for finding common optimal reference voltage and memory stor...
- Patent number 12,315,584
- Issue date May 27, 2025
- INNOGRIT TECHNOLOGIES CO., LTD.
- Youngjoon Choi
- G11 - INFORMATION STORAGE
Information Patent Grant
Multi-voltage RAM used to cross clock and voltage domains
- Patent number 12,315,589
- Issue date May 27, 2025
- NVIDIA Corporation
- Jason Golbus
- G11 - INFORMATION STORAGE
Information Patent Grant
Pseudo-2-port memory with dual pre-charge circuits
- Patent number 12,308,091
- Issue date May 20, 2025
- Synopsys, Inc.
- Harold Pilo
- G11 - INFORMATION STORAGE
Information Patent Grant
Selection gate separation for 3D NAND
- Patent number 12,310,014
- Issue date May 20, 2025
- Applied Materials, Inc.
- Chang Seok Kang
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory systems and methods for improved power management
- Patent number 12,300,307
- Issue date May 13, 2025
- RAMBUS INC.
- Frederick A. Ware
- G11 - INFORMATION STORAGE
Information Patent Grant
Non-volatile memory device, controller and memory system
- Patent number 12,300,355
- Issue date May 13, 2025
- Samsung Electronics Co., Ltd.
- Kuiyon Mun
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory module register access
- Patent number 12,298,842
- Issue date May 13, 2025
- RAMBUS INC.
- Thomas J. Giovannini
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Nonvolatile memory devices
- Patent number 12,300,302
- Issue date May 13, 2025
- Samsung Electronics Co., Ltd.
- Hee-Woong Kang
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory, drive method, memory system, and electronic device
- Patent number 12,300,306
- Issue date May 13, 2025
- Yangtze Memory Technologies Co., Ltd.
- Danyang Li
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory system including a sub-controller and operating method of th...
- Patent number 12,300,341
- Issue date May 13, 2025
- SK Hynix Inc.
- Jong Joo Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Wordline driver circuit and memory
- Patent number 12,300,354
- Issue date May 13, 2025
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Guifen Yang
- G11 - INFORMATION STORAGE
Information Patent Grant
Unchangeable physical unclonable function in non-volatile memory
- Patent number 12,301,712
- Issue date May 13, 2025
- Macronix International Co., Ltd.
- Chun-Hsiung Hung
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory device and memory system
- Patent number 12,300,353
- Issue date May 13, 2025
- Samsung Electronics Co., Ltd.
- Seung-Jun Shin
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Three-dimensional memory device and method of manufacture
- Patent number 12,302,557
- Issue date May 13, 2025
- Taiwan Semiconductor Manufacturing Co., Ltd
- Bo-Feng Young
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory interface and semiconductor memory device and semiconductor...
- Patent number 12,293,801
- Issue date May 6, 2025
- Samsung Electronics Co., Ltd.
- Hojun Yoon
- G11 - INFORMATION STORAGE
Information Patent Grant
3D memory circuit
- Patent number 12,293,108
- Issue date May 6, 2025
- ADEIA SEMICONDUCTOR TECHNOLOGIES LLC
- Javier A. DeLaCruz
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
IMS memory cell, IMS method and IMS memory device
- Patent number 12,283,343
- Issue date Apr 22, 2025
- Macronix International Co., Ltd.
- Yun-Yuan Wang
- G11 - INFORMATION STORAGE
Information Patent Grant
Word line driver and memory device
- Patent number 12,283,347
- Issue date Apr 22, 2025
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Luguang Wang
- G11 - INFORMATION STORAGE
Information Patent Grant
Locally embedded bad sector marking for a memory
- Patent number 12,283,346
- Issue date Apr 22, 2025
- FERRORELECTRIC MEMORY GMBH
- Stefano Sivero
- G11 - INFORMATION STORAGE
Information Patent Grant
Display apparatus and method of manufacturing the same
- Patent number 12,283,651
- Issue date Apr 22, 2025
- Seoul Semiconductor Co., Ltd.
- Motonobu Takeya
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory device and method of operating the same
- Patent number 12,277,990
- Issue date Apr 15, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Meng-Sheng Chang
- G11 - INFORMATION STORAGE
Information Patent Grant
Reading from a mode register having different read and write timing
- Patent number RE50373
- Issue date Apr 8, 2025
- Sony Group Corporation
- Christopher E. Cox
Information Patent Grant
Semiconductor integrated circuit
- Patent number 12,273,109
- Issue date Apr 8, 2025
- Semiconductor Energy Laboratory Co., Ltd.
- Jun Koyama
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
TECHNOLOGIES FOR DYNAMIC ACCELERATOR SELECTION
- Publication number 20250193295
- Publication date Jun 12, 2025
- Intel Corporation
- Francesc Guim Bernat
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
STACK MEMORY DEVICES COMMUNICATING VIA PACKETS
- Publication number 20250182803
- Publication date Jun 5, 2025
- SK HYNIX INC.
- Choung Ki SONG
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICE
- Publication number 20250182823
- Publication date Jun 5, 2025
- Micron Technology, Inc.
- Harutaka Honda
- G11 - INFORMATION STORAGE
Information Patent Application
Memory Device
- Publication number 20250182797
- Publication date Jun 5, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Chien-Chen Lin
- G11 - INFORMATION STORAGE
Information Patent Application
TECHNIQUES FOR INDICATING ROW ACTIVATION
- Publication number 20250182800
- Publication date Jun 5, 2025
- Micron Technology, Inc.
- Graziano Mirichigni
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE USING MULTIPLE MEMORY CELLS GROUPED TO JOINTLY STORE...
- Publication number 20250182834
- Publication date Jun 5, 2025
- MEDIATEK INC.
- Tzu-Hsien Yang
- G11 - INFORMATION STORAGE
Information Patent Application
PHYSICAL LAYER CIRCUIT, WRITE LEVELING TRAINING CIRCUIT AND METHOD...
- Publication number 20250174258
- Publication date May 29, 2025
- Realtek Semiconductor Corp.
- Fu-Chin Tsai
- G11 - INFORMATION STORAGE
Information Patent Application
WRITE BROADCAST OPERATIONS ASSOCIATED WITH A MEMORY DEVICE
- Publication number 20250173093
- Publication date May 29, 2025
- Micron Technology, Inc.
- Dmitri Yudanov
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY DEVICE WITH SOURCE LINE CONTROL
- Publication number 20250174257
- Publication date May 29, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Perng-Fei Yuh
- G11 - INFORMATION STORAGE
Information Patent Application
STRUCTURES FOR WORD LINE MULTIPLEXING IN THREE-DIMENSIONAL MEMORY A...
- Publication number 20250174264
- Publication date May 29, 2025
- Micron Technology, Inc.
- Fatma Arzum Simsek-Ege
- G11 - INFORMATION STORAGE
Information Patent Application
METHODS AND SYSTEMS FOR WRITING STATE INTO SUPERCONDUCTING CIRCUITS...
- Publication number 20250174270
- Publication date May 29, 2025
- William Robert Reohr
- G11 - INFORMATION STORAGE
Information Patent Application
Integrated Assemblies Comprising Vertically-Stacked Decks
- Publication number 20250174619
- Publication date May 29, 2025
- Micron Technology, Inc.
- Werner Juengling
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR DEVICES WITH WRAP-AROUND ARRAYS
- Publication number 20250166682
- Publication date May 22, 2025
- Micron Technology, Inc.
- Sujeet Ayyapureddi
- G11 - INFORMATION STORAGE
Information Patent Application
THREE-DIMENSIONAL (3-D) WRITE ASSIST SCHEME FOR MEMORY CELLS
- Publication number 20250166681
- Publication date May 22, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Chih-Chieh CHIU
- G11 - INFORMATION STORAGE
Information Patent Application
System Control Using Sparse Data
- Publication number 20250165404
- Publication date May 22, 2025
- Apple Inc.
- Michael R. Seningen
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
THREE-DIMENSIONAL MEMORY DEVICES
- Publication number 20250169068
- Publication date May 22, 2025
- Taiwan Semiconductor Manufacturing Co., Ltd.
- Bo-Feng Young
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICES WITH FLYING DECORDER LINES AND METHODS FOR OPERATING...
- Publication number 20250166680
- Publication date May 22, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Yen-Hsiang Huang
- G11 - INFORMATION STORAGE
Information Patent Application
COMMAND-DIFFERENTIATED STORAGE OF INTERNALLY AND EXTERNALLY SOURCED...
- Publication number 20250165387
- Publication date May 22, 2025
- Rambus Inc.
- Thomas J. Sheffler
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR INTEGRATED CIRCUIT
- Publication number 20250167769
- Publication date May 22, 2025
- Semiconductor Energy Laboratory Co., Ltd.
- Jun Koyama
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY CIRCUIT AND MEMORY
- Publication number 20250165194
- Publication date May 22, 2025
- CHANGXIN MEMORY TECHNOLOGIES, INC
- SUNGSOO CHI
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY PHYSICAL LAYER INTERFACE, MEMORY APPARATUS AND METHOD THEREOF
- Publication number 20250157515
- Publication date May 15, 2025
- Faraday Technology Corp.
- Sivaramakrishnan Subramanian
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE AND OPERATION METHOD THEREOF, MEMORY SYSTEM, AND COMP...
- Publication number 20250157567
- Publication date May 15, 2025
- Yangtze Memory Technologies Co., Ltd.
- Chong JIN
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY WITH DEFERRED FRACTIONAL ROW ACTIVATION
- Publication number 20250157503
- Publication date May 15, 2025
- Rambus Inc.
- James E. Harris
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUSES AND METHODS FOR SCATTER AND GATHER
- Publication number 20250157502
- Publication date May 15, 2025
- Lodestar Licensing Group LLC
- Jason T. Zawodny
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY SYSTEM AND METHOD
- Publication number 20250157564
- Publication date May 15, 2025
- KIOXIA Corporation
- Motoki SHIMIZU
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE FOR SUPPORTING COMMAND BUS TRAINING MODE AND METHOD O...
- Publication number 20250149076
- Publication date May 8, 2025
- Samsung Electronics Co., Ltd.
- Young-hun Kim
- G11 - INFORMATION STORAGE
Information Patent Application
INPUT/OUTPUT INTERFACE CIRCUIT AND MEMORY SYSTEM INCLUDING THE SAME
- Publication number 20250149077
- Publication date May 8, 2025
- Samsung Electronics Co., Ltd.
- Sungwoo Yoon
- G11 - INFORMATION STORAGE
Information Patent Application
Assemblies Comprising Memory Cells and Select Gates; and Methods of...
- Publication number 20250149072
- Publication date May 8, 2025
- Micron Technology, Inc.
- Ugo Russo
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICE
- Publication number 20250149073
- Publication date May 8, 2025
- Taiwan Semiconductor Manufacturing Co., Ltd.
- Meng-Sheng CHANG
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SHARED DECODER CIRCUIT AND METHOD
- Publication number 20250140294
- Publication date May 1, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- XiuLi YANG
- G11 - INFORMATION STORAGE

Arrangements for selecting an address in a digital store

Industry

Parent Industries

Current Industry

Sub Industries

Patents Grantslast 30 patents

Memory device, semiconductor system, and data processing system

Small-area common-voltage anti-fuse array

Semiconductor device with buried gate word line drivers

Memory devices with controlled wordline ramp rates, and associated...

Refresh address generation circuit and method, memory, and electron...

Write leveling circuit applied to memory, and method and apparatus...

Word line driver, word line driver array, and semiconductor structure

Method for finding common optimal reference voltage and memory stor...

Multi-voltage RAM used to cross clock and voltage domains

Pseudo-2-port memory with dual pre-charge circuits

Selection gate separation for 3D NAND

Memory systems and methods for improved power management

Non-volatile memory device, controller and memory system

Memory module register access

Nonvolatile memory devices

Memory, drive method, memory system, and electronic device

Memory system including a sub-controller and operating method of th...

Wordline driver circuit and memory

Unchangeable physical unclonable function in non-volatile memory

Memory device and memory system

Three-dimensional memory device and method of manufacture

Memory interface and semiconductor memory device and semiconductor...

3D memory circuit

IMS memory cell, IMS method and IMS memory device

Word line driver and memory device

Locally embedded bad sector marking for a memory

Display apparatus and method of manufacturing the same

Memory device and method of operating the same

Reading from a mode register having different read and write timing

Semiconductor integrated circuit

Patents Applicationslast 30 patents

TECHNOLOGIES FOR DYNAMIC ACCELERATOR SELECTION

STACK MEMORY DEVICES COMMUNICATING VIA PACKETS

SEMICONDUCTOR DEVICE

Memory Device

TECHNIQUES FOR INDICATING ROW ACTIVATION

MEMORY DEVICE USING MULTIPLE MEMORY CELLS GROUPED TO JOINTLY STORE...

PHYSICAL LAYER CIRCUIT, WRITE LEVELING TRAINING CIRCUIT AND METHOD...

WRITE BROADCAST OPERATIONS ASSOCIATED WITH A MEMORY DEVICE

MEMORY DEVICE WITH SOURCE LINE CONTROL

STRUCTURES FOR WORD LINE MULTIPLEXING IN THREE-DIMENSIONAL MEMORY A...

METHODS AND SYSTEMS FOR WRITING STATE INTO SUPERCONDUCTING CIRCUITS...

Integrated Assemblies Comprising Vertically-Stacked Decks

SEMICONDUCTOR DEVICES WITH WRAP-AROUND ARRAYS

THREE-DIMENSIONAL (3-D) WRITE ASSIST SCHEME FOR MEMORY CELLS

System Control Using Sparse Data

THREE-DIMENSIONAL MEMORY DEVICES

MEMORY DEVICES WITH FLYING DECORDER LINES AND METHODS FOR OPERATING...

COMMAND-DIFFERENTIATED STORAGE OF INTERNALLY AND EXTERNALLY SOURCED...

SEMICONDUCTOR INTEGRATED CIRCUIT

MEMORY CIRCUIT AND MEMORY

MEMORY PHYSICAL LAYER INTERFACE, MEMORY APPARATUS AND METHOD THEREOF

MEMORY DEVICE AND OPERATION METHOD THEREOF, MEMORY SYSTEM, AND COMP...

MEMORY WITH DEFERRED FRACTIONAL ROW ACTIVATION

APPARATUSES AND METHODS FOR SCATTER AND GATHER

MEMORY SYSTEM AND METHOD

MEMORY DEVICE FOR SUPPORTING COMMAND BUS TRAINING MODE AND METHOD O...

INPUT/OUTPUT INTERFACE CIRCUIT AND MEMORY SYSTEM INCLUDING THE SAME

Assemblies Comprising Memory Cells and Select Gates; and Methods of...

SEMICONDUCTOR DEVICE

SHARED DECODER CIRCUIT AND METHOD