Arrangements for selecting an address in a digital store

Industry

CPC
G11C8/00

This industry / category may be too specific. Please go to a parent level for more data

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Device with client configuration and related method
- Patent number 12,210,880
- Issue date Jan 28, 2025
- STMicroelectronics S.r.l.
- Roberta Vittimani
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Signed and binary weighted computation for an in-memory computation...
- Patent number 12,211,582
- Issue date Jan 28, 2025
- STMicroelectronics S.r.l.
- Marco Pasotti
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device
- Patent number 12,211,584
- Issue date Jan 28, 2025
- Semiconductor Energy Laboratory Co., Ltd.
- Yuki Okamoto
- G11 - INFORMATION STORAGE
Information Patent Grant
SRAM with tracking circuitry for reducing active power
- Patent number 12,211,587
- Issue date Jan 28, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Tsung-Hsien Huang
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device
- Patent number 12,205,952
- Issue date Jan 21, 2025
- Samsung Electronics Co., Ltd.
- Gihee Cho
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory system and operating method of memory system
- Patent number 12,205,670
- Issue date Jan 21, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Win-San Khwa
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Read data strobe path having variation compensation and delay lines
- Patent number 12,205,673
- Issue date Jan 21, 2025
- Cadence Design Systems, Inc.
- Hari Anand Ravi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method of forming a three-dimensional NAND memory device with reduc...
- Patent number 12,207,466
- Issue date Jan 21, 2025
- Yangtze Memory Technologies Co., Ltd.
- Zhong Zhang
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device including reference bit line for increasing read oper...
- Patent number 12,200,927
- Issue date Jan 14, 2025
- SUNRISE MEMORY CORPORATION
- Yosuke Nosho
- G11 - INFORMATION STORAGE
Information Patent Grant
3D semiconductor memory device and method of fabricating same
- Patent number 12,200,936
- Issue date Jan 14, 2025
- Samsung Electronics Co., Ltd.
- Kohji Kanamori
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory subword driver circuits and layout
- Patent number 12,190,939
- Issue date Jan 7, 2025
- Micron Technology, Inc.
- Kyuseok Lee
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Memory device and memory system including the same
- Patent number 12,190,995
- Issue date Jan 7, 2025
- Samsung Electronics Co., Ltd.
- Byunghoon Jeong
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory controller and a method for controlling access to a memory m...
- Patent number 12,190,996
- Issue date Jan 7, 2025
- MONTAGE TECHNOLOGY CO., LTD.
- Yi Li
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Command-differentiated storage of internally and externally sourced...
- Patent number 12,189,523
- Issue date Jan 7, 2025
- RAMBUS INC.
- Thomas J. Sheffler
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory array having error checking and correction circuit
- Patent number 12,190,981
- Issue date Jan 7, 2025
- Winbond Electronics Corp.
- Yao-Ting Tsai
- G11 - INFORMATION STORAGE
Information Patent Grant
Write broadcast operations associated with a memory device
- Patent number 12,189,988
- Issue date Jan 7, 2025
- Micron Technology, Inc.
- Dmitri A. Yudanov
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
SRAM power-up random number generator
- Patent number 12,190,945
- Issue date Jan 7, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Jui-Che Tsai
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Deferred fractional memory row activation
- Patent number 12,190,990
- Issue date Jan 7, 2025
- RAMBUS INC.
- James E. Harris
- G11 - INFORMATION STORAGE
Information Patent Grant
Detecting and mitigating memory attacks
- Patent number 12,189,764
- Issue date Jan 7, 2025
- Microsoft Technology Licensing, LLC
- Ishwar Agarwal
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Semiconductor memory device with a three-dimensional stacked memory...
- Patent number 12,185,538
- Issue date Dec 31, 2024
- Kioxia Corporation
- Tomoo Hishida
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Logical operations using memory cells
- Patent number 12,183,387
- Issue date Dec 31, 2024
- Troy A. Manning
- G11 - INFORMATION STORAGE
Information Patent Grant
Shared decoder circuit and method
- Patent number 12,183,432
- Issue date Dec 31, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- XiuLi Yang
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory array with compensated word line access delay
- Patent number 12,183,420
- Issue date Dec 31, 2024
- Micron Technology, Inc.
- Si Hong Kim
- G11 - INFORMATION STORAGE
Information Patent Grant
Techniques for indicating row activation
- Patent number 12,183,421
- Issue date Dec 31, 2024
- Micron Technology, Inc.
- Graziano Mirichigni
- G11 - INFORMATION STORAGE
Information Patent Grant
Turbo mode SRAM for high performance
- Patent number 12,183,429
- Issue date Dec 31, 2024
- Taiwan Semiconductor Manufacturing Company Limited
- Michael Clinton
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor structure and chip
- Patent number 12,183,431
- Issue date Dec 31, 2024
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Haofan Shi
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Transposing in a matrix-vector processor
- Patent number 12,182,537
- Issue date Dec 31, 2024
- Google LLC
- Jonathan Ross
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Data compression for LPM in TCAM
- Patent number 12,184,544
- Issue date Dec 31, 2024
- DreamBig Semiconductor Inc.
- Sohail A Syed
- G11 - INFORMATION STORAGE
Information Patent Grant
Bank to bank data transfer
- Patent number 12,183,418
- Issue date Dec 31, 2024
- Perry V. Lea
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Programmable column access
- Patent number 12,183,419
- Issue date Dec 31, 2024
- Micron Technology, Inc.
- Hyunyoo Lee
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
ARCHITECTURE OF THREE-DIMENSIONAL MEMORY DEVICE AND METHODS REGARDI...
- Publication number 20250038045
- Publication date Jan 30, 2025
- Micron Technology, Inc.
- Lorenzo Fratin
- G11 - INFORMATION STORAGE
Information Patent Application
COLUMN ADDRESS GENERATION CIRCUIT AND SEMICONDUCTOR APPARATUS INCLU...
- Publication number 20250037748
- Publication date Jan 30, 2025
- SK HYNIX INC.
- Young Seung YOO
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY MODULE WITH TIMING-CONTROLLED DATA BUFFERING
- Publication number 20250028660
- Publication date Jan 23, 2025
- Netlist, Inc.
- Hyun Lee
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Circuits And Methods For Generating Adjustable Signal Pulses That C...
- Publication number 20250022495
- Publication date Jan 16, 2025
- Altera Corporation
- Wee Leam Teoh
- G11 - INFORMATION STORAGE
Information Patent Application
System Control Using Sparse Data
- Publication number 20250013576
- Publication date Jan 9, 2025
- Apple Inc.
- Michael R. Seningen
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SMALL-AREA COMMON-VOLTAGE ANTI-FUSE ARRAY
- Publication number 20250014660
- Publication date Jan 9, 2025
- YIELD MICROELECTRONICS CORP.
- YU-TING HUANG
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY ROW-HAMMER MITIGATION
- Publication number 20250006236
- Publication date Jan 2, 2025
- Micron Technology, Inc.
- Bryan David Kerstetter
- G11 - INFORMATION STORAGE
Information Patent Application
3D SEMICONDUCTOR DEVICE AND STRUCTURE WITH METAL LAYERS AND MEMORY...
- Publication number 20250006544
- Publication date Jan 2, 2025
- Monolithic 3D Inc.
- Zvi Or-Bach
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICE
- Publication number 20250008748
- Publication date Jan 2, 2025
- Semiconductor Energy Laboratory Co., Ltd.
- Tomoaki ATSUMI
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY SYSTEM, METHOD OF OPERATING MEMORY SYSTEM, AND COMPUTER-READ...
- Publication number 20240428873
- Publication date Dec 26, 2024
- Yangtze Memory Technologies Co., Ltd.
- Lingling MA
- G11 - INFORMATION STORAGE
Information Patent Application
3D SEMICONDUCTOR DEVICE AND STRUCTURE WITH SINGLE-CRYSTAL LAYERS
- Publication number 20240429086
- Publication date Dec 26, 2024
- Monolithic 3D Inc.
- Zvi Or-Bach
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
PROCESSOR AND MEMORY COMMUNICATION IN A STACKED MEMORY SYSTEM
- Publication number 20240411709
- Publication date Dec 12, 2024
- NVIDIA Corporation
- William James Dally
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
TECHNIQUES FOR DETECTING A STATE OF A BUS
- Publication number 20240412801
- Publication date Dec 12, 2024
- Micron Technology, Inc.
- Scott E. Schaefer
- G11 - INFORMATION STORAGE
Information Patent Application
LEVEL-SHIFTER HAVING A WIDE OPERATING RANGE, A FAST OUTPUT FALL DEL...
- Publication number 20240405776
- Publication date Dec 5, 2024
- NVIDIA Corporation
- Stefan P. Sywyk
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Memory Device Comprising Electrically Floating Body Transistor
- Publication number 20240404585
- Publication date Dec 5, 2024
- Zeno Semiconductor, Inc.
- Jin-Woo Han
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUS, MEMORY CONTROLLER, MEMORY DEVICE, MEMORY SYSTEM, AND MET...
- Publication number 20240404572
- Publication date Dec 5, 2024
- Samsung Electronics Co., Ltd.
- HYUNGJIN KIM
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICES FOR CALIBRATING PHASE OF DIVISION CLOCK
- Publication number 20240404573
- Publication date Dec 5, 2024
- SK HYNIX INC.
- Chang Hyun KIM
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICE PROVIDING A TEST MODE RELATED TO DETECTING A D...
- Publication number 20240404614
- Publication date Dec 5, 2024
- SK HYNIX INC.
- Byeong Cheol LEE
- G11 - INFORMATION STORAGE
Information Patent Application
3D SEMICONDUCTOR DEVICE AND STRUCTURE WITH MEMORY CELLS AND MULTIPL...
- Publication number 20240404866
- Publication date Dec 5, 2024
- Monolithic 3D Inc.
- Zvi Or-Bach
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY SYSTEM AND OPERATING METHOD OF MEMORY SYSTEM
- Publication number 20240395294
- Publication date Nov 28, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Win-San KHWA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHODS AND SYSTEMS FOR IMPROVING READ AND WRITE OF MEMORY CELLS
- Publication number 20240395297
- Publication date Nov 28, 2024
- Micron Technology, Inc.
- Ferdinando Bedeschi
- G11 - INFORMATION STORAGE
Information Patent Application
STORAGE DEVICE BASED ON DAISY CHAIN TOPOLOGY
- Publication number 20240395292
- Publication date Nov 28, 2024
- SK HYNIX INC.
- Jeffrey E. KWAK
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR MEMORY DEVICES AND METHODS FOR FABRICATING THE SAME
- Publication number 20240397719
- Publication date Nov 28, 2024
- Samsung Electronics Co., Ltd.
- Joon Sung Kim
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY MODULE WITH DISTRIBUTED DATA BUFFERS
- Publication number 20240394177
- Publication date Nov 28, 2024
- Netlist, Inc.
- Hyun Lee
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHODS FOR PRODUCING A 3D SEMICONDUCTOR MEMORY DEVICE AND STRUCTURE
- Publication number 20240395592
- Publication date Nov 28, 2024
- Monolithic 3D Inc.
- Zvi Or-Bach
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Decoder Circuits Using Shared Transistors for Low-Power, High-Speed...
- Publication number 20240386931
- Publication date Nov 21, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Yorinobu Fujino
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUSES, SYSTEMS, AND METHODS FOR ERROR CORRECTION
- Publication number 20240386983
- Publication date Nov 21, 2024
- Lodestar Licensing Group LLC
- Keisuke Fujishiro
- G11 - INFORMATION STORAGE
Information Patent Application
WORD LINE DEPENDENT WORD LINE SWITCH DESIGN AND PROGRAMMING TECHNIQUES
- Publication number 20240386930
- Publication date Nov 21, 2024
- Western Digital Technologies, Inc.
- Mohan Vamsi Dunga
- G11 - INFORMATION STORAGE
Information Patent Application
CONTENT ADDRESSABLE MEMORY FOR LARGE SEARCH WORDS
- Publication number 20240386923
- Publication date Nov 21, 2024
- Macronix International Co., Ltd.
- Hang-Ting Lue
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR MEMORY DEVICE
- Publication number 20240379139
- Publication date Nov 14, 2024
- KIOXIA Corporation
- Hideyuki KATAOKA
- G11 - INFORMATION STORAGE

Arrangements for selecting an address in a digital store

Industry

Parent Industries

Current Industry

Sub Industries

Patents Grantslast 30 patents

Device with client configuration and related method

Signed and binary weighted computation for an in-memory computation...

Semiconductor device

SRAM with tracking circuitry for reducing active power

Semiconductor device

Memory system and operating method of memory system

Read data strobe path having variation compensation and delay lines

Method of forming a three-dimensional NAND memory device with reduc...

Memory device including reference bit line for increasing read oper...

3D semiconductor memory device and method of fabricating same

Memory subword driver circuits and layout

Memory device and memory system including the same

Memory controller and a method for controlling access to a memory m...

Command-differentiated storage of internally and externally sourced...

Memory array having error checking and correction circuit

Write broadcast operations associated with a memory device

SRAM power-up random number generator

Deferred fractional memory row activation

Detecting and mitigating memory attacks

Semiconductor memory device with a three-dimensional stacked memory...

Logical operations using memory cells

Shared decoder circuit and method

Memory array with compensated word line access delay

Techniques for indicating row activation

Turbo mode SRAM for high performance

Semiconductor structure and chip

Transposing in a matrix-vector processor

Data compression for LPM in TCAM

Bank to bank data transfer

Programmable column access

Patents Applicationslast 30 patents

ARCHITECTURE OF THREE-DIMENSIONAL MEMORY DEVICE AND METHODS REGARDI...

COLUMN ADDRESS GENERATION CIRCUIT AND SEMICONDUCTOR APPARATUS INCLU...

MEMORY MODULE WITH TIMING-CONTROLLED DATA BUFFERING

Circuits And Methods For Generating Adjustable Signal Pulses That C...

System Control Using Sparse Data

SMALL-AREA COMMON-VOLTAGE ANTI-FUSE ARRAY

MEMORY ROW-HAMMER MITIGATION

3D SEMICONDUCTOR DEVICE AND STRUCTURE WITH METAL LAYERS AND MEMORY...

SEMICONDUCTOR DEVICE

MEMORY SYSTEM, METHOD OF OPERATING MEMORY SYSTEM, AND COMPUTER-READ...

3D SEMICONDUCTOR DEVICE AND STRUCTURE WITH SINGLE-CRYSTAL LAYERS

PROCESSOR AND MEMORY COMMUNICATION IN A STACKED MEMORY SYSTEM

TECHNIQUES FOR DETECTING A STATE OF A BUS

LEVEL-SHIFTER HAVING A WIDE OPERATING RANGE, A FAST OUTPUT FALL DEL...

Memory Device Comprising Electrically Floating Body Transistor

APPARATUS, MEMORY CONTROLLER, MEMORY DEVICE, MEMORY SYSTEM, AND MET...

SEMICONDUCTOR DEVICES FOR CALIBRATING PHASE OF DIVISION CLOCK

SEMICONDUCTOR DEVICE PROVIDING A TEST MODE RELATED TO DETECTING A D...

3D SEMICONDUCTOR DEVICE AND STRUCTURE WITH MEMORY CELLS AND MULTIPL...

MEMORY SYSTEM AND OPERATING METHOD OF MEMORY SYSTEM

METHODS AND SYSTEMS FOR IMPROVING READ AND WRITE OF MEMORY CELLS

STORAGE DEVICE BASED ON DAISY CHAIN TOPOLOGY

SEMICONDUCTOR MEMORY DEVICES AND METHODS FOR FABRICATING THE SAME

MEMORY MODULE WITH DISTRIBUTED DATA BUFFERS

METHODS FOR PRODUCING A 3D SEMICONDUCTOR MEMORY DEVICE AND STRUCTURE

Decoder Circuits Using Shared Transistors for Low-Power, High-Speed...

APPARATUSES, SYSTEMS, AND METHODS FOR ERROR CORRECTION

WORD LINE DEPENDENT WORD LINE SWITCH DESIGN AND PROGRAMMING TECHNIQUES

CONTENT ADDRESSABLE MEMORY FOR LARGE SEARCH WORDS

SEMICONDUCTOR MEMORY DEVICE