Bit slicing

Industry

CPC
G06F2207/3896

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G06Computing G06FELECTRICAL DIGITAL DATA PROCESSING G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled

Current Industry

G06F2207/3896Bit slicing

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Methods and apparatus for efficient complex long multiplication and...
- Patent number 9,075,651
- Issue date Jul 7, 2015
- Altera Corporation
- Gerald George Pechanek
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods and apparatus for efficient complex long multiplication and...
- Patent number 8,335,812
- Issue date Dec 18, 2012
- Altera Corporation
- Gerald George Pechanek
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Reconfigurable paired processing element array configured with cont...
- Patent number 8,046,564
- Issue date Oct 25, 2011
- Core Logic, Inc.
- Hoon Mo Yang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
System and method for multi-precision division
- Patent number 7,738,657
- Issue date Jun 15, 2010
- Intel Corporation
- Vinodh Gopal
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Macrocell and method for adding
- Patent number 7,707,237
- Issue date Apr 27, 2010
- Infineon Technologies AG
- Thomas Kuenemund
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods and apparatus for efficient complex long multiplication and...
- Patent number 7,680,873
- Issue date Mar 16, 2010
- Altera Corporation
- Gerald George Pechanek
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
System and methods for large-radix computer processing
- Patent number 7,644,115
- Issue date Jan 5, 2010
- SAS Institute Inc.
- Gregory O. Granger
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Calculating unit
- Patent number 7,483,936
- Issue date Jan 27, 2009
- Infineon Technologies AG
- Norbert Janssen
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Advanced execution of extended floating-point add operations in a n...
- Patent number 7,373,369
- Issue date May 13, 2008
- International Business Machines Corporation
- Guenter Gerwig
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods and apparatus for efficient complex long multiplication and...
- Patent number 7,072,929
- Issue date Jul 4, 2006
- PTS Corporation
- Gerald G. Pechanek
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Video signal processor with triple port memory
- Patent number 6,052,705
- Issue date Apr 18, 2000
- Sony Corporation
- Seiichiro Iwase
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Fast array multiplier
- Patent number 5,974,437
- Issue date Oct 26, 1999
- Synopsys, Inc.
- David L. Johannsen
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Programmable dedicated FPGA functional blocks for multiple wide-inp...
- Patent number 5,448,185
- Issue date Sep 5, 1995
- Actel Corporation
- Sinan Kaptanoglu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Carry multiplexed adder
- Patent number 5,272,662
- Issue date Dec 21, 1993
- The United States of America as represented by the Secretary of the Air Force
- Michael W. Scriber
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Digital multiplier based upon a regularly structured sum of product...
- Patent number 5,231,601
- Issue date Jul 27, 1993
- LSI Logic Corporation
- Charles C. Stearns
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Arithmetic device having a plurality of partitioned adders
- Patent number 5,198,993
- Issue date Mar 30, 1993
- Matsushita Electric Industrial Co., Ltd.
- Yasuhiro Makakura
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Data format converters for use with digit-serial signals
- Patent number 5,164,724
- Issue date Nov 17, 1992
- General Electric Company
- Richard I. Hartley
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Floating point processor with internal free-running clock
- Patent number 5,153,848
- Issue date Oct 6, 1992
- Bipolar Integrated Technology, Inc.
- Bob Elkind
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Multiplier having an optimum arrangement of anding circuits and add...
- Patent number 5,153,849
- Issue date Oct 6, 1992
- Siemens Aktiengesellschaft
- Gerd Venzl
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Delay equalization emulation for high speed phase modulated direct...
- Patent number 5,140,540
- Issue date Aug 18, 1992
- TriQuint Semiconductor, Inc.
- Bruce W. Cheney
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
High performance bit-sliced multiplier circuit
- Patent number 5,126,964
- Issue date Jun 30, 1992
- Digital Equipment Corporation
- John H. Zurawski
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods and apparatus for determining the absolute value of the dif...
- Patent number 4,982,352
- Issue date Jan 1, 1991
- Bipolar Integrated Technology, Inc.
- Gregory F. Taylor
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method and apparatus for implementing binary multiplication using b...
- Patent number 4,972,362
- Issue date Nov 20, 1990
- Bipolar Integrated Technology, Inc.
- Bob Elkind
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
To-digit-serial converters for systems processing data in digit-ser...
- Patent number 4,942,396
- Issue date Jul 17, 1990
- General Electric Company
- Richard I. Hartley
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatus for high performance multiplication
- Patent number 4,941,121
- Issue date Jul 10, 1990
- Digital Equipment Corporation
- John H. Zurawski
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Serial-parallel multipliers using serial as well as parallel additi...
- Patent number 4,939,687
- Issue date Jul 3, 1990
- General Electric Company
- Richard I. Hartley
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Bit-sliced digit-serial multiplier
- Patent number 4,910,700
- Issue date Mar 20, 1990
- General Electric Company
- Richard I. Hartley
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method and apparatus for accelerated addition of sliced addends
- Patent number 4,878,193
- Issue date Oct 31, 1989
- Digital Equipment Corporation
- Debra Bernstein
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method and apparatus for high performance division
- Patent number 4,872,214
- Issue date Oct 3, 1989
- Digital Equipment Corporation
- John H. Zurawski
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Speed enhancement for multipliers using minimal path algorithm
- Patent number 4,868,778
- Issue date Sep 19, 1989
- Harris Corporation
- James E. Disbrow
- G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

Information Patent Application
Methods and Apparatus for Efficient Complex Long Multiplication and...
- Publication number 20130007421
- Publication date Jan 3, 2013
- Altera Corporation
- Gerald G. Pechanek
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Methods and apparatus for efficient complex long multiplication and...
- Publication number 20100121899
- Publication date May 13, 2010
- Altera Corporation
- Gerald G. Pechanek
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MACROCELL AND METHOD FOR ADDING
- Publication number 20100026341
- Publication date Feb 4, 2010
- INFINEON TECHNOLOGIES AG
- Thomas Kuenemund
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Processing Element (PE) Structure Forming Floating Point-Reconfigur...
- Publication number 20090083519
- Publication date Mar 26, 2009
- Core Logic, Inc.
- Hoon Mo Yang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEM AND METHOD FOR MULTI-PRECISION DIVISION
- Publication number 20080069337
- Publication date Mar 20, 2008
- Intel Corporation
- Vinodh Gopal
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Methods and apparatus for efficient complex long multiplication and...
- Publication number 20060224656
- Publication date Oct 5, 2006
- PTS Corporation
- Gerald G. Pechanek
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
System and methods for large-radix computer processing
- Publication number 20060155796
- Publication date Jul 13, 2006
- SAS Institute Inc.
- Gregory O. Granger
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Calculating unit
- Publication number 20050210088
- Publication date Sep 22, 2005
- Infineon Technologies AG
- Norbert Janssen
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Advanced execution of extended floating-point add operations in a n...
- Publication number 20040267861
- Publication date Dec 30, 2004
- International Business Machines Corporation
- Guenter Gerwig
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Interleaved arithmetic logic units
- Publication number 20030140076
- Publication date Jul 24, 2003
- International Business Machines Corporation
- David Arnold Luick
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Methods and apparatus for efficient complex long multiplication and...
- Publication number 20020169813
- Publication date Nov 14, 2002
- BOPS, INC.
- Gerald G. Pechanek
- G06 - COMPUTING CALCULATING COUNTING

Bit slicing

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Methods and apparatus for efficient complex long multiplication and...

Methods and apparatus for efficient complex long multiplication and...

Reconfigurable paired processing element array configured with cont...

System and method for multi-precision division

Macrocell and method for adding

Methods and apparatus for efficient complex long multiplication and...

System and methods for large-radix computer processing

Calculating unit

Advanced execution of extended floating-point add operations in a n...

Methods and apparatus for efficient complex long multiplication and...

Video signal processor with triple port memory

Fast array multiplier

Programmable dedicated FPGA functional blocks for multiple wide-inp...

Carry multiplexed adder

Digital multiplier based upon a regularly structured sum of product...

Arithmetic device having a plurality of partitioned adders

Data format converters for use with digit-serial signals

Floating point processor with internal free-running clock

Multiplier having an optimum arrangement of anding circuits and add...

Delay equalization emulation for high speed phase modulated direct...

High performance bit-sliced multiplier circuit

Methods and apparatus for determining the absolute value of the dif...

Method and apparatus for implementing binary multiplication using b...

To-digit-serial converters for systems processing data in digit-ser...

Apparatus for high performance multiplication

Serial-parallel multipliers using serial as well as parallel additi...

Bit-sliced digit-serial multiplier

Method and apparatus for accelerated addition of sliced addends

Method and apparatus for high performance division

Speed enhancement for multipliers using minimal path algorithm

Patents Applicationslast 30 patents

Methods and Apparatus for Efficient Complex Long Multiplication and...

Methods and apparatus for efficient complex long multiplication and...

MACROCELL AND METHOD FOR ADDING

Processing Element (PE) Structure Forming Floating Point-Reconfigur...

SYSTEM AND METHOD FOR MULTI-PRECISION DIVISION

Methods and apparatus for efficient complex long multiplication and...

System and methods for large-radix computer processing

Calculating unit

Advanced execution of extended floating-point add operations in a n...

Interleaved arithmetic logic units

Methods and apparatus for efficient complex long multiplication and...