Clock generating, synchronizing or distributing circuits within memory device

Industry

CPC
G11C7/222

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G11Information storage G11CSTATIC STORES G11C7/00Arrangements for writing information into, or reading information out from, a digital store

Current Industry

G11C7/222Clock generating, synchronizing or distributing circuits within memory device

Industries

Patents Grantslast 30 patents

Information Patent Grant
DDR SDRAM signal calibration device and method
- Patent number 11,978,497
- Issue date May 7, 2024
- Realtek Semiconductor Corporation
- Kuo-Wei Chi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Random access-type memory circuit and memory system
- Patent number 11,978,529
- Issue date May 7, 2024
- National University Corporation Shizuoka University
- Toru Tanzawa
- G11 - INFORMATION STORAGE
Information Patent Grant
Command decoder circuit, memory, and electronic device
- Patent number 11,972,832
- Issue date Apr 30, 2024
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Enpeng Gao
- G11 - INFORMATION STORAGE
Information Patent Grant
Storage device and operating method of storage device
- Patent number 11,972,836
- Issue date Apr 30, 2024
- Samsung Electronics Co., Ltd.
- Soong-Man Shin
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Low power and robust level-shifting pulse latch for dual-power memo...
- Patent number 11,972,834
- Issue date Apr 30, 2024
- QUALCOMM Incorporated
- Adithya Bhaskaran
- G11 - INFORMATION STORAGE
Information Patent Grant
Data sampling circuit and data transmitter circuit
- Patent number 11,972,837
- Issue date Apr 30, 2024
- SK Hynix Inc.
- Inseok Kong
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory system and operating method of the memory system
- Patent number 11,972,839
- Issue date Apr 30, 2024
- SK Hynix Inc.
- Chang Kyun Park
- G11 - INFORMATION STORAGE
Information Patent Grant
Communication system with mixed threshold voltage transistors
- Patent number 11,967,397
- Issue date Apr 23, 2024
- Texas Instruments Incorporated
- Veeramanikandan Raju
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device delaying mode control signals
- Patent number 11,967,398
- Issue date Apr 23, 2024
- SK hynix Inc.
- Haeng Seon Chae
- G11 - INFORMATION STORAGE
Information Patent Grant
Clock driver and memory device comprising the same
- Patent number 11,961,587
- Issue date Apr 16, 2024
- MONTAGE TECHNOLOGY (KUNSHAN) CO.
- Yibo Jiang
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory controller with looped-back calibration data receiver
- Patent number 11,960,344
- Issue date Apr 16, 2024
- RAMBUS INC.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Semiconductor memory systems with on-die data buffering
- Patent number 11,960,418
- Issue date Apr 16, 2024
- RAMBUS INC.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Shift register unit, driving method thereof, and device
- Patent number 11,961,582
- Issue date Apr 16, 2024
- BOE Technology Group Co., Ltd.
- Guangliang Shang
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor storage device and method of controlling the same
- Patent number 11,961,583
- Issue date Apr 16, 2024
- Kioxia Corporation
- Akio Sugahara
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory system using asymmetric source-synchronous clocking
- Patent number 11,953,934
- Issue date Apr 9, 2024
- RAMBUS INC.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatuses and methods for duty cycle adjustment of a semiconducto...
- Patent number 11,955,977
- Issue date Apr 9, 2024
- Dean D. Gans
- G11 - INFORMATION STORAGE
Information Patent Grant
Fuse delay of a command in a memory package
- Patent number 11,948,660
- Issue date Apr 2, 2024
- Micron Technology, Inc.
- Christopher G. Wieduwilt
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device having PDA function
- Patent number 11,948,623
- Issue date Apr 2, 2024
- LONGITUDE LICENSING LIMITED
- Chikara Kondo
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Programmable logic circuit, information processing apparatus, and n...
- Patent number 11,942,184
- Issue date Mar 26, 2024
- FUJIFILM Business Innovation Corp.
- Hiroaki Shiokawa
- G11 - INFORMATION STORAGE
Information Patent Grant
Methods and apparatus to reduce read-modify-write cycles for non-al...
- Patent number 11,940,929
- Issue date Mar 26, 2024
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods and apparatus to facilitate atomic operations in victim cache
- Patent number 11,940,930
- Issue date Mar 26, 2024
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory device and method
- Patent number 11,942,185
- Issue date Mar 26, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Je-Min Hung
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Calibration circuit, memory and calibration method
- Patent number 11,935,621
- Issue date Mar 19, 2024
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Kai Tian
- G11 - INFORMATION STORAGE
Information Patent Grant
Signal timing alignment based on a common data strobe in memory dev...
- Patent number 11,935,578
- Issue date Mar 19, 2024
- III Holdings 2, LLC
- Michael C. Stephens
- G11 - INFORMATION STORAGE
Information Patent Grant
Free flow data path architectures
- Patent number 11,935,622
- Issue date Mar 19, 2024
- SanDisk Technologies LLC
- Sajal Mittal
- G11 - INFORMATION STORAGE
Information Patent Grant
Signal generation circuit and method, and semiconductor memory
- Patent number 11,935,608
- Issue date Mar 19, 2024
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Zequn Huang
- G11 - INFORMATION STORAGE
Information Patent Grant
Physical interface and associated signal processing method for cloc...
- Patent number 11,935,577
- Issue date Mar 19, 2024
- Faraday Technology Corp.
- Sridhar Cheruku
- G11 - INFORMATION STORAGE
Information Patent Grant
Wobulated signal generator
- Patent number 11,929,748
- Issue date Mar 12, 2024
- STMicroelectronics (Grenoble 2) SAS
- Ugo Mureddu
- G11 - INFORMATION STORAGE
Information Patent Grant
Apparatus, memory device, and method reducing clock training time
- Patent number 11,923,042
- Issue date Mar 5, 2024
- Samsung Electronics Co., Ltd.
- Sangwoo Kim
- G11 - INFORMATION STORAGE
Information Patent Grant
Signal generator for controlling timing of signal in memory device
- Patent number 11,923,041
- Issue date Mar 5, 2024
- Taiwan Semiconductor Manufacturing Co., Ltd
- Xiu-Li Yang
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
Systems and Methods for Controlling Power Assertion In a Memory Device
- Publication number 20240153545
- Publication date May 9, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- G11 - INFORMATION STORAGE
Information Patent Application
METHODS AND APPARATUS FOR ALLOCATION IN A VICTIM CACHE SYSTEM
- Publication number 20240143516
- Publication date May 2, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR SYSTEM
- Publication number 20240127874
- Publication date Apr 18, 2024
- SK HYNIX INC.
- Kyu Dong HWANG
- G11 - INFORMATION STORAGE
Information Patent Application
CONTROLLING MEMORY MODULE CLOCK BUFFER POWER IN A SYSTEM WITH DUAL...
- Publication number 20240119980
- Publication date Apr 11, 2024
- Dell Products L.P.
- Isaac Q. Wang
- G11 - INFORMATION STORAGE
Information Patent Application
CONTROLLING MEMORY MODULE CLOCK BUFFER POWER IN A SYSTEM WITH A SIN...
- Publication number 20240119979
- Publication date Apr 11, 2024
- Dell Products L.P.
- Isaac Q. Wang
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICES PERFORMING OFFSET COMPENSATING OPERATION
- Publication number 20240119973
- Publication date Apr 11, 2024
- Samsung Electronics Co., Ltd.
- Kyeongtae Nam
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE PERFORMING SELF-CALIBRATION BY IDENTIFYING LOCATION I...
- Publication number 20240111695
- Publication date Apr 4, 2024
- Samsung Electronics Co., Ltd.
- Heon Su JEONG
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DOUBLE DATA RATE (DDR) MEMORY CONTROLLER APPARATUS AND METHOD
- Publication number 20240112721
- Publication date Apr 4, 2024
- Uniquify, Inc.
- Mahesh GOPALAN
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY DEVICE INCLUDING SEPARATE NEGATIVE BIT LINE
- Publication number 20240105241
- Publication date Mar 28, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Chih-Yu Lin
- G11 - INFORMATION STORAGE
Information Patent Application
CLOCK QUALIFIER ENHANCEMENT FOR EXTERNAL DOUBLE DATA RATE MEMORY IN...
- Publication number 20240105243
- Publication date Mar 28, 2024
- QUALCOMM Incorporated
- Yong XU
- G11 - INFORMATION STORAGE
Information Patent Application
HYBRID VICTIM CACHE AND WRITE MISS BUFFER WITH FENCE OPERATION
- Publication number 20240104026
- Publication date Mar 28, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Naveen BHORIA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY SYSTEM AND CONTROL METHOD
- Publication number 20240096385
- Publication date Mar 21, 2024
- KIOXIA Corporation
- Mariko MATSUMOTO
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
BUFFER CONTROL OF MULTIPLE MEMORY BANKS
- Publication number 20240087624
- Publication date Mar 14, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Shih-Lien Linus LU
- G11 - INFORMATION STORAGE
Information Patent Application
WRITE LEVELING CIRCUIT APPLIED TO MEMORY, METHOD FOR CONTROLLING WR...
- Publication number 20240087627
- Publication date Mar 14, 2024
- CHANGXIN MEMORY TECHNOLOGIES, INC
- Zhiqiang ZHANG
- G11 - INFORMATION STORAGE
Information Patent Application
WRITE MERGING ON STORES WITH DIFFERENT PRIVILEGE LEVELS
- Publication number 20240078190
- Publication date Mar 7, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Naveen BHORIA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
EQUALIZER FOR REMOVING INTER SYMBOL INTERFERENCE OF DATA SIGNAL BY...
- Publication number 20240072773
- Publication date Feb 29, 2024
- Samsung Electronics Co., Ltd.
- DAEHOON NA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
APPARATUS, MEMORY CONTROLLER, MEMORY DEVICE, MEMORY SYSTEM, AND MET...
- Publication number 20240071447
- Publication date Feb 29, 2024
- Samsung Electronics Co., Ltd.
- HYUNGJIN KIM
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICE AND SEMICONDUCTOR SYSTEM
- Publication number 20240071443
- Publication date Feb 29, 2024
- SK HYNIX INC.
- Joon Hong PARK
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY ARRAY WITH COMPENSATED WORD LINE ACCESS DELAY
- Publication number 20240071431
- Publication date Feb 29, 2024
- Micron Technology, Inc.
- Si Hong Kim
- G11 - INFORMATION STORAGE
Information Patent Application
DETERMINING READ VOLTAGE OFFSET IN MEMORY DEVICES
- Publication number 20240071440
- Publication date Feb 29, 2024
- Micron Technology, Inc.
- Robert W. Mason
- G11 - INFORMATION STORAGE
Information Patent Application
STOCHASTIC COMPUTING USING LOGIC-MEMORY CELLS
- Publication number 20240071445
- Publication date Feb 29, 2024
- Regents of the University of Minnesota
- Jian-Ping Wang
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR MEMORY DEVICE FOR DETERMING OPERATION STATE WITH DETE...
- Publication number 20240071444
- Publication date Feb 29, 2024
- FIDELIX CO., LTD.
- Jae Jin LEE
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUSES AND METHODS FOR PROVIDING COMMAND HAVING ON-THE-FLY (OT...
- Publication number 20240071446
- Publication date Feb 29, 2024
- Samsung Electronics Co., Ltd.
- Younghwa KIM
- G11 - INFORMATION STORAGE
Information Patent Application
PHASE CORRECTION CIRCUIT, AND CLOCK BUFFER AND SEMICONDUCTOR APPARA...
- Publication number 20240063781
- Publication date Feb 22, 2024
- SK HYNIX INC.
- Ji Hyo KANG
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY WITH DEFERRED FRACTIONAL ROW ACTIVATION
- Publication number 20240062788
- Publication date Feb 22, 2024
- Rambus Inc.
- James E. Harris
- G11 - INFORMATION STORAGE
Information Patent Application
PIPE LATCH CIRCUIT, OPERATING METHOD THEREOF, AND SEMICONDUCTOR MEM...
- Publication number 20240062789
- Publication date Feb 22, 2024
- SK HYNIX INC.
- Bo Kyeom KIM
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE, MEMORY SYSTEM, AND OPERATING METHOD OF MEMORY SYSTEM
- Publication number 20240062790
- Publication date Feb 22, 2024
- Samsung Electronics Co., Ltd.
- Sun Young LIM
- G11 - INFORMATION STORAGE
Information Patent Application
WRITE LEVELING CIRCUIT APPLIED TO MEMORY, AND METHOD AND APPARATUS...
- Publication number 20240062793
- Publication date Feb 22, 2024
- CHANGXIN MEMORY TECHNOLOGIES, INC
- Zhiqiang ZHANG
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY SYSTEM AND METHOD OF CONTROLLING A MEMORY CHIP
- Publication number 20240046971
- Publication date Feb 8, 2024
- KIOXIA Corporation
- Shinya KOIZUMI
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR PACKAGE FOR PERFORMING TRAINING OPERATION
- Publication number 20240047003
- Publication date Feb 8, 2024
- SK HYNIX INC.
- Seong Ju LEE
- G11 - INFORMATION STORAGE

Clock generating, synchronizing or distributing circuits within memory device

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

DDR SDRAM signal calibration device and method

Random access-type memory circuit and memory system

Command decoder circuit, memory, and electronic device

Storage device and operating method of storage device

Low power and robust level-shifting pulse latch for dual-power memo...

Data sampling circuit and data transmitter circuit

Memory system and operating method of the memory system

Communication system with mixed threshold voltage transistors

Semiconductor device delaying mode control signals

Clock driver and memory device comprising the same

Memory controller with looped-back calibration data receiver

Semiconductor memory systems with on-die data buffering

Shift register unit, driving method thereof, and device

Semiconductor storage device and method of controlling the same

Memory system using asymmetric source-synchronous clocking

Apparatuses and methods for duty cycle adjustment of a semiconducto...

Fuse delay of a command in a memory package

Semiconductor device having PDA function

Programmable logic circuit, information processing apparatus, and n...

Methods and apparatus to reduce read-modify-write cycles for non-al...

Methods and apparatus to facilitate atomic operations in victim cache

Memory device and method

Calibration circuit, memory and calibration method

Signal timing alignment based on a common data strobe in memory dev...

Free flow data path architectures

Signal generation circuit and method, and semiconductor memory

Physical interface and associated signal processing method for cloc...

Wobulated signal generator

Apparatus, memory device, and method reducing clock training time

Signal generator for controlling timing of signal in memory device

Patents Applicationslast 30 patents

Systems and Methods for Controlling Power Assertion In a Memory Device

METHODS AND APPARATUS FOR ALLOCATION IN A VICTIM CACHE SYSTEM

SEMICONDUCTOR SYSTEM

CONTROLLING MEMORY MODULE CLOCK BUFFER POWER IN A SYSTEM WITH DUAL...

CONTROLLING MEMORY MODULE CLOCK BUFFER POWER IN A SYSTEM WITH A SIN...

MEMORY DEVICES PERFORMING OFFSET COMPENSATING OPERATION

MEMORY DEVICE PERFORMING SELF-CALIBRATION BY IDENTIFYING LOCATION I...

DOUBLE DATA RATE (DDR) MEMORY CONTROLLER APPARATUS AND METHOD

MEMORY DEVICE INCLUDING SEPARATE NEGATIVE BIT LINE

CLOCK QUALIFIER ENHANCEMENT FOR EXTERNAL DOUBLE DATA RATE MEMORY IN...

HYBRID VICTIM CACHE AND WRITE MISS BUFFER WITH FENCE OPERATION

MEMORY SYSTEM AND CONTROL METHOD

BUFFER CONTROL OF MULTIPLE MEMORY BANKS

WRITE LEVELING CIRCUIT APPLIED TO MEMORY, METHOD FOR CONTROLLING WR...

WRITE MERGING ON STORES WITH DIFFERENT PRIVILEGE LEVELS

EQUALIZER FOR REMOVING INTER SYMBOL INTERFERENCE OF DATA SIGNAL BY...

APPARATUS, MEMORY CONTROLLER, MEMORY DEVICE, MEMORY SYSTEM, AND MET...

SEMICONDUCTOR DEVICE AND SEMICONDUCTOR SYSTEM

MEMORY ARRAY WITH COMPENSATED WORD LINE ACCESS DELAY

DETERMINING READ VOLTAGE OFFSET IN MEMORY DEVICES

STOCHASTIC COMPUTING USING LOGIC-MEMORY CELLS

SEMICONDUCTOR MEMORY DEVICE FOR DETERMING OPERATION STATE WITH DETE...

APPARATUSES AND METHODS FOR PROVIDING COMMAND HAVING ON-THE-FLY (OT...

PHASE CORRECTION CIRCUIT, AND CLOCK BUFFER AND SEMICONDUCTOR APPARA...

MEMORY WITH DEFERRED FRACTIONAL ROW ACTIVATION

PIPE LATCH CIRCUIT, OPERATING METHOD THEREOF, AND SEMICONDUCTOR MEM...

MEMORY DEVICE, MEMORY SYSTEM, AND OPERATING METHOD OF MEMORY SYSTEM

WRITE LEVELING CIRCUIT APPLIED TO MEMORY, AND METHOD AND APPARATUS...

MEMORY SYSTEM AND METHOD OF CONTROLLING A MEMORY CHIP

SEMICONDUCTOR PACKAGE FOR PERFORMING TRAINING OPERATION