combining plural defective memory devices to provide a contiguous address range

Industry

CPC
G11C29/886

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G11Information storage G11CSTATIC STORES G11C29/00Checking stores for correct operation; Subsequent repair Testing stores during standby or offline operation

Current Industry

G11C29/886combining plural defective memory devices to provide a contiguous address range

Industries

Patents Grantslast 30 patents

Information Patent Grant
Apparatus and method for checking an operation status of a memory d...
- Patent number 11,815,985
- Issue date Nov 14, 2023
- SK Hynix Inc.
- Jong-Min Lee
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Grown bad block management in a memory sub-system
- Patent number 11,728,006
- Issue date Aug 15, 2023
- Micron Technology, Inc.
- Tao Liu
- G11 - INFORMATION STORAGE
Information Patent Grant
Uncorrectable ECC
- Patent number 11,694,760
- Issue date Jul 4, 2023
- Micron Technology, Inc.
- Jianmin Huang
- G11 - INFORMATION STORAGE
Information Patent Grant
Dual damascene crossbar array for disabling a defective resistive s...
- Patent number 11,682,471
- Issue date Jun 20, 2023
- International Business Machines Corporation
- Joseph F. Maniscalco
- G11 - INFORMATION STORAGE
Information Patent Grant
Grown bad block management in a memory sub-system
- Patent number 11,373,729
- Issue date Jun 28, 2022
- Micron Technology, Inc.
- Tao Liu
- G11 - INFORMATION STORAGE
Information Patent Grant
Uncorrectable ECC
- Patent number 11,074,989
- Issue date Jul 27, 2021
- Micron Technology, Inc.
- Jianmin Huang
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory system and operating method thereof
- Patent number 10,885,992
- Issue date Jan 5, 2021
- SK Hynix Inc.
- Joo-Young Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory system for accessing recovered super block and operating met...
- Patent number 10,861,581
- Issue date Dec 8, 2020
- SK Hynix Inc.
- Soo-Jin Park
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory device and memory system including the same
- Patent number 10,761,747
- Issue date Sep 1, 2020
- SK hynix Inc.
- Do-Sun Hong
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory system and operating method thereof
- Patent number 10,558,382
- Issue date Feb 11, 2020
- SK Hynix Inc.
- Ik-Sung Oh
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Mapping around defective flash memory of a storage array
- Patent number 10,528,419
- Issue date Jan 7, 2020
- Pure Storage, Inc.
- John D. Davis
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
System and method for post-package repair across DRAM banks and ban...
- Patent number 10,395,750
- Issue date Aug 27, 2019
- Dell Products, L.P.
- Stuart Allen Berke
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Performance optimization of read functions in a memory system
- Patent number 10,209,896
- Issue date Feb 19, 2019
- International Business Machines Corporation
- Timothy J. Dell
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Performance optimization of read functions in a memory system
- Patent number 10,203,883
- Issue date Feb 12, 2019
- International Business Machines Corporation
- Timothy J. Dell
- G11 - INFORMATION STORAGE
Information Patent Grant
Column repair in memory
- Patent number 10,068,664
- Issue date Sep 4, 2018
- Micron Technology, Inc.
- Daniel B. Penney
- G11 - INFORMATION STORAGE
Information Patent Grant
Masking defective bits in a storage array
- Patent number 9,766,972
- Issue date Sep 19, 2017
- Pure Storage, Inc.
- John D. Davis
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Semiconductor memory devices and memory systems including the same
- Patent number 9,460,816
- Issue date Oct 4, 2016
- Samsung Electronics Co., Ltd.
- Jae-Youn Youn
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor package including stacked chips and method of fabrica...
- Patent number 9,424,954
- Issue date Aug 23, 2016
- Samsung Electronics Co., Ltd.
- Taek-Sung Kim
- G11 - INFORMATION STORAGE
Information Patent Grant
Bad block management mechanism
- Patent number 9,418,700
- Issue date Aug 16, 2016
- Intel Corporation
- Raj K. Ramanujan
- G11 - INFORMATION STORAGE
Information Patent Grant
3D IC structure and method
- Patent number 9,100,006
- Issue date Aug 4, 2015
- Taiwan Semiconductor Manufacturing Co., Ltd.
- Shyh-An Chi
- G11 - INFORMATION STORAGE
Information Patent Grant
3D IC structure and method
- Patent number 8,624,626
- Issue date Jan 7, 2014
- Taiwan Semiconductor Manufacturing Co., Ltd.
- Shyh-An Chi
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory system
- Patent number 8,510,498
- Issue date Aug 13, 2013
- Kabushiki Kaisha Toshiba
- Daisaburo Takashima
- G11 - INFORMATION STORAGE
Information Patent Grant
Method and apparatus for storing failing part locations in a module
- Patent number 7,890,819
- Issue date Feb 15, 2011
- Micron Technology, Inc.
- David E. Charlton
- G11 - INFORMATION STORAGE
Information Patent Grant
Method of manufacturing flash memory device
- Patent number 7,732,226
- Issue date Jun 8, 2010
- Dongbu Hitek Co., Ltd.
- Yong Wook Shin
- G11 - INFORMATION STORAGE
Information Patent Grant
Manufacturing method for partially-good memory modules with defect...
- Patent number 7,642,105
- Issue date Jan 5, 2010
- Kingston Technology Corp.
- Ramon S. Co
- G11 - INFORMATION STORAGE
Information Patent Grant
Testing method for permanent electrical removal of an integrated ci...
- Patent number 7,627,796
- Issue date Dec 1, 2009
- Micron Technology, Inc.
- Alan R. Wheeler
- G11 - INFORMATION STORAGE
Information Patent Grant
Method and apparatus for storing failing part locations in a module
- Patent number 7,269,765
- Issue date Sep 11, 2007
- Micron Technology, Inc.
- David E. Charlton
- G11 - INFORMATION STORAGE
Information Patent Grant
Testing method for permanent electrical removal of an intergrated c...
- Patent number 7,237,155
- Issue date Jun 26, 2007
- Micron Technology, Inc.
- Alan R. Wheeler
- G11 - INFORMATION STORAGE
Information Patent Grant
Patching methods and apparatus for fabricating memory modules
- Patent number 7,060,512
- Issue date Jun 13, 2006
- Celetronix, Inc.
- Charles I. Peddle
- G11 - INFORMATION STORAGE
Information Patent Grant
Method for supporting multi-level striping of non-homogeneous memor...
- Patent number 7,010,652
- Issue date Mar 7, 2006
- Hewlett-Packard Development Company, L.P.
- Gary J. Piccirillo
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
AUTOMATICALLY SKIP BAD BLOCK IN CONTINUOUS READ OR SEQUENTIAL CACHE...
- Publication number 20220392562
- Publication date Dec 8, 2022
- Macronix International Co., Ltd.
- Shuo-Nan HUNG
- G11 - INFORMATION STORAGE
Information Patent Application
GROWN BAD BLOCK MANAGEMENT IN A MEMORY SUB-SYSTEM
- Publication number 20220277802
- Publication date Sep 1, 2022
- Micron Technology, Inc.
- Tao Liu
- G11 - INFORMATION STORAGE
Information Patent Application
GROWN BAD BLOCK MANAGEMENT IN A MEMORY SUB-SYSTEM
- Publication number 20210391029
- Publication date Dec 16, 2021
- Micron Technology, Inc.
- Tao Liu
- G11 - INFORMATION STORAGE
Information Patent Application
DUAL DAMASCENE CROSSBAR ARRAY FOR DISABLING A DEFECTIVE RESISTIVE S...
- Publication number 20210375389
- Publication date Dec 2, 2021
- International Business Machines Corporation
- Joseph F. Maniscalco
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
UNCORRECTABLE ECC
- Publication number 20210350871
- Publication date Nov 11, 2021
- Micron Technology, Inc.
- Jianmin Huang
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY REPAIR CIRCUIT, MEMORY REPAIR METHOD, AND MEMORY MODULE USIN...
- Publication number 20210166777
- Publication date Jun 3, 2021
- iSTART-Tek Technologies Co.,Ltd
- YUNG-SHENG SHEN
- G11 - INFORMATION STORAGE
Information Patent Application
UNCORRECTABLE ECC
- Publication number 20210012851
- Publication date Jan 14, 2021
- Micron Technology, Inc.
- Jianmin Huang
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUS AND METHOD FOR CHECKING AN OPERATION STATUS OF A MEMORY D...
- Publication number 20200310896
- Publication date Oct 1, 2020
- SK HYNIX INC.
- Jong-Min LEE
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY SYSTEM AND OPERATING METHOD THEREOF
- Publication number 20200211665
- Publication date Jul 2, 2020
- SK HYNIX INC.
- Joo-Young LEE
- G11 - INFORMATION STORAGE
Information Patent Application
System and Method for Post-Package Repair Across DRAM Banks and Ban...
- Publication number 20190108892
- Publication date Apr 11, 2019
- DELL PRODUCTS, L.P.
- Stuart Allen Berke
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
COLUMN REPAIR IN MEMORY
- Publication number 20180374559
- Publication date Dec 27, 2018
- Micron Technology, Inc.
- Daniel B. Penney
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY SYSTEM AND OPERATING METHOD THEREOF
- Publication number 20180366210
- Publication date Dec 20, 2018
- SK HYNIX INC.
- Soo-Jin PARK
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Masking Defective Bits in a Storage Array
- Publication number 20180004594
- Publication date Jan 4, 2018
- PURE STORAGE, INC.
- John D. Davis
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PERFORMANCE OPTIMIZATION OF READ FUNCTIONS IN A MEMORY SYSTEM
- Publication number 20170031595
- Publication date Feb 2, 2017
- International Business Machines Corporation
- Timothy J. Dell
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR PACKAGE INCLUDING STACKED CHIPS AND METHOD OF FABRICA...
- Publication number 20140347943
- Publication date Nov 27, 2014
- Samsung Electronics Co., Ltd.
- Taek-Sung KIM
- G11 - INFORMATION STORAGE
Information Patent Application
REDUNDANCY FOR LOSS-TOLERANT DATA IN NON-VOLATILE MEMORY
- Publication number 20140136903
- Publication date May 15, 2014
- Elwha LLC, a limited liability corporation of the State of Delaware
- Roderick A. Hyde
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
3D IC STRUCTURE AND METHOD
- Publication number 20140091834
- Publication date Apr 3, 2014
- Taiwan Semiconductor Manufacturing Co., LTD
- Shyh-An CHI
- G11 - INFORMATION STORAGE
Information Patent Application
BAD BLOCK MANAGEMENT MECHANISM
- Publication number 20140006848
- Publication date Jan 2, 2014
- RAJ K. RAMANUJAN
- G11 - INFORMATION STORAGE
Information Patent Application
THREE DIMENSIONAL (3D) MEMORY DEVICE SPARING
- Publication number 20130339820
- Publication date Dec 19, 2013
- International Business Machines Corporation
- Edgar R. Cordero
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
3D IC STRUCTURE AND METHOD
- Publication number 20130120021
- Publication date May 16, 2013
- Taiwan Semiconductor Manufacturing Co., LTD
- Shyh-An CHI
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY SYSTEM
- Publication number 20100325343
- Publication date Dec 23, 2010
- Kabushiki Kaisha Toshiba
- Daisaburo Takashima
- G11 - INFORMATION STORAGE
Information Patent Application
Method of Manufacturing Flash Memory Device
- Publication number 20090142861
- Publication date Jun 4, 2009
- Yong Wook Shin
- G11 - INFORMATION STORAGE
Information Patent Application
Manufacturing Method for Partially-Good Memory Modules with Defect...
- Publication number 20090137070
- Publication date May 28, 2009
- KINGSTON TECHNOLOGY COMPANY
- Ramon S. Co
- G11 - INFORMATION STORAGE
Information Patent Application
Method and apparatus for storing failing part locations in a module
- Publication number 20070288805
- Publication date Dec 13, 2007
- David E. Charlton
- G11 - INFORMATION STORAGE
Information Patent Application
Testing method for permanent electrical removal of an integrated ci...
- Publication number 20070201293
- Publication date Aug 30, 2007
- Alan R. Wheeler
- G11 - INFORMATION STORAGE
Information Patent Application
Testing method for permanent electrical removal of an integrated ci...
- Publication number 20050180234
- Publication date Aug 18, 2005
- Alan R. Wheeler
- G11 - INFORMATION STORAGE
Information Patent Application
Method for supporting multi-level striping of non-homogeneous memor...
- Publication number 20050027951
- Publication date Feb 3, 2005
- Gary J. Piccirillo
- G11 - INFORMATION STORAGE
Information Patent Application
Non-volatile semiconductor device having a means to relieve a defic...
- Publication number 20040145946
- Publication date Jul 29, 2004
- RENESAS TECHNOLOGY CORP.
- Tomoya Ogawa
- G11 - INFORMATION STORAGE
Information Patent Application
Semiconductor memory module
- Publication number 20030213988
- Publication date Nov 20, 2003
- Mitsubishi Denki Kabushiki Kaisha
- Mitsunori Tsujino
- G11 - INFORMATION STORAGE
Information Patent Application
Apparatus and system for recovery of useful areas of partially defe...
- Publication number 20030196134
- Publication date Oct 16, 2003
- Richard R. Weber
- G11 - INFORMATION STORAGE

combining plural defective memory devices to provide a contiguous address range

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Apparatus and method for checking an operation status of a memory d...

Grown bad block management in a memory sub-system

Uncorrectable ECC

Dual damascene crossbar array for disabling a defective resistive s...

Grown bad block management in a memory sub-system

Uncorrectable ECC

Memory system and operating method thereof

Memory system for accessing recovered super block and operating met...

Memory device and memory system including the same

Memory system and operating method thereof

Mapping around defective flash memory of a storage array

System and method for post-package repair across DRAM banks and ban...

Performance optimization of read functions in a memory system

Performance optimization of read functions in a memory system

Column repair in memory

Masking defective bits in a storage array

Semiconductor memory devices and memory systems including the same

Semiconductor package including stacked chips and method of fabrica...

Bad block management mechanism

3D IC structure and method

3D IC structure and method

Memory system

Method and apparatus for storing failing part locations in a module

Method of manufacturing flash memory device

Manufacturing method for partially-good memory modules with defect...

Testing method for permanent electrical removal of an integrated ci...

Method and apparatus for storing failing part locations in a module

Testing method for permanent electrical removal of an intergrated c...

Patching methods and apparatus for fabricating memory modules

Method for supporting multi-level striping of non-homogeneous memor...

Patents Applicationslast 30 patents

AUTOMATICALLY SKIP BAD BLOCK IN CONTINUOUS READ OR SEQUENTIAL CACHE...

GROWN BAD BLOCK MANAGEMENT IN A MEMORY SUB-SYSTEM

GROWN BAD BLOCK MANAGEMENT IN A MEMORY SUB-SYSTEM

DUAL DAMASCENE CROSSBAR ARRAY FOR DISABLING A DEFECTIVE RESISTIVE S...

UNCORRECTABLE ECC

MEMORY REPAIR CIRCUIT, MEMORY REPAIR METHOD, AND MEMORY MODULE USIN...

UNCORRECTABLE ECC

APPARATUS AND METHOD FOR CHECKING AN OPERATION STATUS OF A MEMORY D...

MEMORY SYSTEM AND OPERATING METHOD THEREOF

System and Method for Post-Package Repair Across DRAM Banks and Ban...

COLUMN REPAIR IN MEMORY

MEMORY SYSTEM AND OPERATING METHOD THEREOF

Masking Defective Bits in a Storage Array

PERFORMANCE OPTIMIZATION OF READ FUNCTIONS IN A MEMORY SYSTEM

SEMICONDUCTOR PACKAGE INCLUDING STACKED CHIPS AND METHOD OF FABRICA...

REDUNDANCY FOR LOSS-TOLERANT DATA IN NON-VOLATILE MEMORY

3D IC STRUCTURE AND METHOD

BAD BLOCK MANAGEMENT MECHANISM

THREE DIMENSIONAL (3D) MEMORY DEVICE SPARING

3D IC STRUCTURE AND METHOD

MEMORY SYSTEM

Method of Manufacturing Flash Memory Device

Manufacturing Method for Partially-Good Memory Modules with Defect...

Method and apparatus for storing failing part locations in a module

Testing method for permanent electrical removal of an integrated ci...

Testing method for permanent electrical removal of an integrated ci...

Method for supporting multi-level striping of non-homogeneous memor...

Non-volatile semiconductor device having a means to relieve a defic...

Semiconductor memory module

Apparatus and system for recovery of useful areas of partially defe...