Control and timing of internal memory operations

Industry

CPC
G11C2207/22

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G11Information storage G11CSTATIC STORES G11C2207/00Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store

Current Industry

G11C2207/22Control and timing of internal memory operations

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Interface circuit, memory controller and method for calibrating sig...
- Patent number 12,249,385
- Issue date Mar 11, 2025
- Silicon Motion, Inc.
- Fu-Jen Shih
- G11 - INFORMATION STORAGE
Information Patent Grant
Calibration circuit and method with reference voltage generator and...
- Patent number 12,243,615
- Issue date Mar 4, 2025
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Siman Li
- G11 - INFORMATION STORAGE
Information Patent Grant
Impedance calibration circuit and method
- Patent number 12,244,282
- Issue date Mar 4, 2025
- M31 Technology Corporation
- Ming-Yen Tsai
- G11 - INFORMATION STORAGE
Information Patent Grant
Impedance calibration circuit, memory controller including the impe...
- Patent number 12,237,044
- Issue date Feb 25, 2025
- SK hynix Inc.
- In Soo Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Apparatus and method for ZQ calibration
- Patent number 12,237,043
- Issue date Feb 25, 2025
- Samsung Electronics Co., Ltd.
- Yongseob Kim
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory component with input/output data rate alignment
- Patent number 12,229,435
- Issue date Feb 18, 2025
- RAMBUS INC.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory component with programmable data-to-clock ratio
- Patent number 12,230,362
- Issue date Feb 18, 2025
- RAMBUS INC.
- Torsten Partsch
- G11 - INFORMATION STORAGE
Information Patent Grant
Impedance calibration circuit
- Patent number 12,224,746
- Issue date Feb 11, 2025
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Yanian Shao
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device related to calibrating termination resistance
- Patent number 12,224,747
- Issue date Feb 11, 2025
- SK hynix Inc.
- Chae Sung Lim
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device for supporting command bus training mode and method o...
- Patent number 12,217,823
- Issue date Feb 4, 2025
- Samsung Electronics Co., Ltd.
- Young-hun Kim
- G11 - INFORMATION STORAGE
Information Patent Grant
Hybrid memory module
- Patent number 12,213,548
- Issue date Feb 4, 2025
- RAMBUS INC.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory device, memory system, and operation method of memory device
- Patent number 12,211,581
- Issue date Jan 28, 2025
- Samsung Electronics Co., Ltd.
- Donghun Lee
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Termination for pulse amplitude modulation
- Patent number 12,211,580
- Issue date Jan 28, 2025
- Micron Technology, Inc.
- Shindeok Kang
- G11 - INFORMATION STORAGE
Information Patent Grant
Impedance matching circuit, method for impedance matching and semic...
- Patent number 12,206,377
- Issue date Jan 21, 2025
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Yifan Ji
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device related to calibrating a termination resistance
- Patent number 12,198,784
- Issue date Jan 14, 2025
- SK hynix Inc.
- Jung Taek You
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Computer system, memory device formed on a wafer on wafer stack in...
- Patent number 12,189,954
- Issue date Jan 7, 2025
- WHALECHIP CO., LTD.
- Kun-Hua Tsai
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Data storage apparatus comprising cell section operable as dosimete...
- Patent number 12,183,410
- Issue date Dec 31, 2024
- ams International AG
- Tommaso Vincenzi
- G11 - INFORMATION STORAGE
Information Patent Grant
Apparatuses and methods for identifying memory devices of a semicon...
- Patent number 12,184,280
- Issue date Dec 31, 2024
- Dean Gans
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Initializing memory systems
- Patent number 12,164,791
- Issue date Dec 10, 2024
- Micron Technology, Inc.
- Erik V. Pohlmann
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method and apparatus for detecting margins of data signal and stora...
- Patent number 12,159,034
- Issue date Dec 3, 2024
- Huawei Technologies Co., Ltd.
- Yongyao Li
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory device and operation method thereof
- Patent number 12,154,616
- Issue date Nov 26, 2024
- Samsung Electronics Co., Ltd.
- Yoon-Joo Eom
- G11 - INFORMATION STORAGE
Information Patent Grant
Non-volatile memory module architecture to support memory error cor...
- Patent number 12,153,827
- Issue date Nov 26, 2024
- George Pax
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method and apparatus for calibrating write timing in a memory system
- Patent number 12,136,452
- Issue date Nov 5, 2024
- RAMBUS INC.
- Thomas J. Giovannini
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Semiconductor memory device
- Patent number 12,136,469
- Issue date Nov 5, 2024
- Kioxia Corporation
- Shintaro Hayashi
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory module with reduced read/write turnaround overhead
- Patent number 12,130,757
- Issue date Oct 29, 2024
- RAMBUS INC.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory device performing offset calibration and operating method th...
- Patent number 12,125,553
- Issue date Oct 22, 2024
- Samsung Electronics Co., Ltd.
- Donghun Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory array reset read operation
- Patent number 12,119,051
- Issue date Oct 15, 2024
- Jeremy Binfet
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor system for performing a duty ratio adjustment operation
- Patent number 12,119,082
- Issue date Oct 15, 2024
- SK hynix Inc.
- Sang Geun Bae
- G11 - INFORMATION STORAGE
Information Patent Grant
Low-power source-synchronous signaling
- Patent number 12,119,042
- Issue date Oct 15, 2024
- RAMBUS INC.
- Jared L. Zerbe
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory device and method for calibrating the device and fabricating...
- Patent number 12,112,827
- Issue date Oct 8, 2024
- Samsung Electronics Co., Ltd.
- Joo Hwan Kim
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
VOLTAGE GENERATION CIRCUIT AND SEMICONDUCTOR MEMORY DEVICE
- Publication number 20250078938
- Publication date Mar 6, 2025
- KIOXIA Corporation
- Hiroshi YOSHIHARA
- G11 - INFORMATION STORAGE
Information Patent Application
METHOD AND APPARATUS FOR ZQ CALIBRATION OF MEMORY INTERFACE DRIVING...
- Publication number 20250078880
- Publication date Mar 6, 2025
- ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE
- Min Hyung CHO
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE, METHOD OF OPERATING THE MEMORY DEVICE, AND MEMORY SY...
- Publication number 20250078888
- Publication date Mar 6, 2025
- Samsung Electronics Co., Ltd.
- Tongsung Kim
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUSES AND METHODS FOR IDENTIFYING MEMORY DEVICES OF A SEMICON...
- Publication number 20250070782
- Publication date Feb 27, 2025
- Lodestar Licensing Group LLC
- Dean Gans
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
INITIALIZING MEMORY SYSTEMS
- Publication number 20250068346
- Publication date Feb 27, 2025
- Micron Technology, Inc.
- Erik V. Pohlmann
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
LOW-POWER SOURCE-SYNCHRONOUS SIGNALING
- Publication number 20250069644
- Publication date Feb 27, 2025
- Rambus Inc.
- Jared L. ZERBE
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
TIMING-DRIFT CALIBRATION
- Publication number 20250054561
- Publication date Feb 13, 2025
- Rambus Inc.
- Yohan U. Frans
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Memory signal calibration apparatus and method
- Publication number 20250054534
- Publication date Feb 13, 2025
- REALTEK SEMICONDUCTOR CORPORATION
- KUO-WEI CHI
- G11 - INFORMATION STORAGE
Information Patent Application
ON-DIE TERMINATION OPTIMIZATION
- Publication number 20250045234
- Publication date Feb 6, 2025
- Dell Products L.P.
- Douglas S. Winterberg
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY DEVICE AND METHOD FOR CALIBRATING IMPEDANCE THEREOF
- Publication number 20250022524
- Publication date Jan 16, 2025
- Samsung Electronics Co., Ltd.
- YOUNGSAN KANG
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE AND OPERATION METHOD THEREOF
- Publication number 20250022504
- Publication date Jan 16, 2025
- Samsung Electronics Co., Ltd.
- YOON-JOO EOM
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE PERFORMING TIMING SKEW AND OFFSET CALIBRATION
- Publication number 20250014632
- Publication date Jan 9, 2025
- Samsung Electronics Co., Ltd.
- Jaehyeok Baek
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE COMPRISING MEMORY CELLS STORING CALIBRATION DATA AND...
- Publication number 20250014620
- Publication date Jan 9, 2025
- Samsung Electronics Co., Ltd.
- Chanho Lee
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE PERFORMING OFFSET CALIBRATION AND OPERATING METHOD TH...
- Publication number 20250006233
- Publication date Jan 2, 2025
- Samsung Electronics Co., Ltd.
- Donghun Lee
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR APPARATUS, MEMORY, AND ELECTRONIC DEVICE
- Publication number 20240428832
- Publication date Dec 26, 2024
- CXMT Corporation
- Chuanjia FU
- G11 - INFORMATION STORAGE
Information Patent Application
Low Power State Implementation in a Power Management Circuit
- Publication number 20240419237
- Publication date Dec 19, 2024
- Lodestar Licensing Group LLC
- Matthew David Rowley
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PRE-CHARGE SYSTEM FOR PERFORMING TIME-DIVISION PRE-CHARGE UPON BIT-...
- Publication number 20240412779
- Publication date Dec 12, 2024
- MEDIATEK INC.
- Yi-Te Chiu
- G11 - INFORMATION STORAGE
Information Patent Application
RESAMPLE START VOLTAGE FOR CALIBRATION IN A PROGRAM OPERATION IMPRO...
- Publication number 20240412787
- Publication date Dec 12, 2024
- Micron Technology, Inc.
- Edric Goh
- G11 - INFORMATION STORAGE
Information Patent Application
RECEIVER, OPERATION METHOD THEREOF, AND MEMORY DEVICE
- Publication number 20240412764
- Publication date Dec 12, 2024
- Samsung Electronics Co., Ltd.
- Jueon Kim
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY CONTROLLER WITH TRANSACTION-QUEUE-DEPENDENT POWER MODES
- Publication number 20240402788
- Publication date Dec 5, 2024
- Rambus Inc.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
LOW POWER MEMORY WITH ON-DEMAND BANDWIDTH BOOST
- Publication number 20240404571
- Publication date Dec 5, 2024
- Rambus Inc.
- Torsten Partsch
- G11 - INFORMATION STORAGE
Information Patent Application
OFFSET CANCELLATION
- Publication number 20240395299
- Publication date Nov 28, 2024
- Lodestar Licensing Group LLC
- Martin Brox
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
READ VOLTAGE LEVEL BIN SELECTION
- Publication number 20240395338
- Publication date Nov 28, 2024
- Micron Technology, Inc.
- Eric N. Lee
- G11 - INFORMATION STORAGE
Information Patent Application
IMPEDANCE ADJUSTING CIRCUIT WITH CONNECTION DETECTION FUNCTION
- Publication number 20240386920
- Publication date Nov 21, 2024
- NANYA TECHNOLOGY CORPORATION
- Yu-Wei Chen
- G11 - INFORMATION STORAGE
Information Patent Application
ERROR HANDLING FOR REPROJECTION TIMELINE
- Publication number 20240386980
- Publication date Nov 21, 2024
- QUALCOMM Incorporated
- Simon Peter William BOOTH
- G11 - INFORMATION STORAGE
Information Patent Application
TWO-STAGE VOLTAGE CALIBRATION UPON POWER-UP OF MEMORY DEVICE
- Publication number 20240386936
- Publication date Nov 21, 2024
- Micron Technology, Inc.
- Steven Michael Kientz
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DUAL REFERENCE ZQ CALIBRATION CIRCUITS AND METHODS
- Publication number 20240379138
- Publication date Nov 14, 2024
- Western Digital Technologies, Inc.
- Shiv Harit Mathur
- G11 - INFORMATION STORAGE
Information Patent Application
SENSE AMPLIFIER FOR ACTIVE STANDBY OPERATION
- Publication number 20240371432
- Publication date Nov 7, 2024
- Rambus Inc.
- Thomas Vogelsang
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICE
- Publication number 20240371448
- Publication date Nov 7, 2024
- KIOXIA Corporation
- Shinya OKUNO
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Interface circuit, memory controller and method for calibrating sig...
- Publication number 20240363183
- Publication date Oct 31, 2024
- SILICON MOTION, INC.
- Fu-Jen Shih
- G11 - INFORMATION STORAGE

Control and timing of internal memory operations

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Interface circuit, memory controller and method for calibrating sig...

Calibration circuit and method with reference voltage generator and...

Impedance calibration circuit and method

Impedance calibration circuit, memory controller including the impe...

Apparatus and method for ZQ calibration

Memory component with input/output data rate alignment

Memory component with programmable data-to-clock ratio

Impedance calibration circuit

Semiconductor device related to calibrating termination resistance

Memory device for supporting command bus training mode and method o...

Hybrid memory module

Memory device, memory system, and operation method of memory device

Termination for pulse amplitude modulation

Impedance matching circuit, method for impedance matching and semic...

Semiconductor device related to calibrating a termination resistance

Computer system, memory device formed on a wafer on wafer stack in...

Data storage apparatus comprising cell section operable as dosimete...

Apparatuses and methods for identifying memory devices of a semicon...

Initializing memory systems

Method and apparatus for detecting margins of data signal and stora...

Memory device and operation method thereof

Non-volatile memory module architecture to support memory error cor...

Method and apparatus for calibrating write timing in a memory system

Semiconductor memory device

Memory module with reduced read/write turnaround overhead

Memory device performing offset calibration and operating method th...

Memory array reset read operation

Semiconductor system for performing a duty ratio adjustment operation

Low-power source-synchronous signaling

Memory device and method for calibrating the device and fabricating...

Patents Applicationslast 30 patents

VOLTAGE GENERATION CIRCUIT AND SEMICONDUCTOR MEMORY DEVICE

METHOD AND APPARATUS FOR ZQ CALIBRATION OF MEMORY INTERFACE DRIVING...

MEMORY DEVICE, METHOD OF OPERATING THE MEMORY DEVICE, AND MEMORY SY...

APPARATUSES AND METHODS FOR IDENTIFYING MEMORY DEVICES OF A SEMICON...

INITIALIZING MEMORY SYSTEMS

LOW-POWER SOURCE-SYNCHRONOUS SIGNALING

TIMING-DRIFT CALIBRATION

Memory signal calibration apparatus and method

ON-DIE TERMINATION OPTIMIZATION

MEMORY DEVICE AND METHOD FOR CALIBRATING IMPEDANCE THEREOF

MEMORY DEVICE AND OPERATION METHOD THEREOF

MEMORY DEVICE PERFORMING TIMING SKEW AND OFFSET CALIBRATION

MEMORY DEVICE COMPRISING MEMORY CELLS STORING CALIBRATION DATA AND...

MEMORY DEVICE PERFORMING OFFSET CALIBRATION AND OPERATING METHOD TH...

SEMICONDUCTOR APPARATUS, MEMORY, AND ELECTRONIC DEVICE

Low Power State Implementation in a Power Management Circuit

PRE-CHARGE SYSTEM FOR PERFORMING TIME-DIVISION PRE-CHARGE UPON BIT-...

RESAMPLE START VOLTAGE FOR CALIBRATION IN A PROGRAM OPERATION IMPRO...

RECEIVER, OPERATION METHOD THEREOF, AND MEMORY DEVICE

MEMORY CONTROLLER WITH TRANSACTION-QUEUE-DEPENDENT POWER MODES

LOW POWER MEMORY WITH ON-DEMAND BANDWIDTH BOOST

OFFSET CANCELLATION

READ VOLTAGE LEVEL BIN SELECTION

IMPEDANCE ADJUSTING CIRCUIT WITH CONNECTION DETECTION FUNCTION

ERROR HANDLING FOR REPROJECTION TIMELINE

TWO-STAGE VOLTAGE CALIBRATION UPON POWER-UP OF MEMORY DEVICE

DUAL REFERENCE ZQ CALIBRATION CIRCUITS AND METHODS

SENSE AMPLIFIER FOR ACTIVE STANDBY OPERATION

SEMICONDUCTOR DEVICE

Interface circuit, memory controller and method for calibrating sig...