Data input buffers

Industry

CPC
G11C7/1084

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G11Information storage G11CSTATIC STORES G11C7/00Arrangements for writing information into, or reading information out from, a digital store

Current Industry

G11C7/1084Data input buffers

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Memory device, memory system, and operating method of memory system
- Patent number 12,230,356
- Issue date Feb 18, 2025
- Samsung Electronics Co., Ltd.
- Sun Young Lim
- G11 - INFORMATION STORAGE
Information Patent Grant
Bias generation circuit and memory circuit
- Patent number 12,217,818
- Issue date Feb 4, 2025
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Zhonglai Liu
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device for supporting command bus training mode and method o...
- Patent number 12,217,823
- Issue date Feb 4, 2025
- Samsung Electronics Co., Ltd.
- Young-hun Kim
- G11 - INFORMATION STORAGE
Information Patent Grant
Method for error correction coding with multiple hash groupings and...
- Patent number 12,211,574
- Issue date Jan 28, 2025
- Taiwan Semiconductor Manufacturing Company Limited
- Katherine H. Chiang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Data-buffer controller/control-signal redriver
- Patent number 12,211,583
- Issue date Jan 28, 2025
- RAMBUS INC.
- Torsten Partsch
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device and memory system including the same
- Patent number 12,190,995
- Issue date Jan 7, 2025
- Samsung Electronics Co., Ltd.
- Byunghoon Jeong
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory controller and a method for controlling access to a memory m...
- Patent number 12,190,996
- Issue date Jan 7, 2025
- MONTAGE TECHNOLOGY CO., LTD.
- Yi Li
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Input buffer circuit and semiconductor memory
- Patent number 12,183,423
- Issue date Dec 31, 2024
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Siman Li
- G11 - INFORMATION STORAGE
Information Patent Grant
Input buffer circuit in semiconductor memory device having hysteres...
- Patent number 12,176,897
- Issue date Dec 24, 2024
- FIDELIX CO., LTD.
- Jae Jin Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device
- Patent number 12,176,062
- Issue date Dec 24, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- He-Zhou Wan
- G11 - INFORMATION STORAGE
Information Patent Grant
Buffer configurations for communications between memory dies and a...
- Patent number 12,170,127
- Issue date Dec 17, 2024
- Micron Technology, Inc.
- Sujeet V. Ayyapureddi
- G11 - INFORMATION STORAGE
Information Patent Grant
Partitioned memory architecture and method for repeatedly using the...
- Patent number 12,159,685
- Issue date Dec 3, 2024
- GLOBALFOUNDRIES U.S. Inc.
- Venkatesh P. Gopinath
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory devices for multiple read operations
- Patent number 12,142,343
- Issue date Nov 12, 2024
- Micron Technology, Inc.
- Eric N. Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Processing-in-memory (PIM) system that changes between multiplicati...
- Patent number 12,136,470
- Issue date Nov 5, 2024
- SK hynix Inc.
- Choung Ki Song
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Trim/test interface for devices with low pin count or analog or no-...
- Patent number 12,131,799
- Issue date Oct 29, 2024
- Texas Instruments Incorporated
- Rajat Chauhan
- G11 - INFORMATION STORAGE
Information Patent Grant
Apparatus and method for correcting an error in data transmission o...
- Patent number 12,125,549
- Issue date Oct 22, 2024
- MIMIRIP LLC
- In Jong Jang
- G11 - INFORMATION STORAGE
Information Patent Grant
Data buffer for memory devices with memory address remapping
- Patent number 12,125,556
- Issue date Oct 22, 2024
- RAMBUS INC.
- Christopher Haywood
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device performing offset calibration and operating method th...
- Patent number 12,125,553
- Issue date Oct 22, 2024
- Samsung Electronics Co., Ltd.
- Donghun Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory and apparatus comprising same
- Patent number 12,118,232
- Issue date Oct 15, 2024
- ANHUI CAMBRICON INFORMATION TECHNOLOGY CO., LTD.
- Junwei Zhang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory controller performing data training, system-on-chip includin...
- Patent number 12,119,049
- Issue date Oct 15, 2024
- Samsung Electronics Co., Ltd.
- Daero Kim
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Single event effect mitigation with smart-redundancy
- Patent number 12,112,820
- Issue date Oct 8, 2024
- University of Utah Research Foundation
- Aurelien Alacchi
- G11 - INFORMATION STORAGE
Information Patent Grant
Command and address interface regions, and associated devices and s...
- Patent number 12,100,471
- Issue date Sep 24, 2024
- Kazuhiro Yoshida
- G11 - INFORMATION STORAGE
Information Patent Grant
Non-volatile memory device, operating method thereof, controller fo...
- Patent number 12,094,552
- Issue date Sep 17, 2024
- Samsung Electronics Co., Ltd.
- Sehwan Park
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory system
- Patent number 12,094,566
- Issue date Sep 17, 2024
- Kioxia Corporation
- Junichiro Noda
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device, host device and method of operating the memory device
- Patent number 12,093,569
- Issue date Sep 17, 2024
- Samsung Electronics Co., Ltd.
- Joo Hwan Kim
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Multiple stack high voltage circuit for memory
- Patent number 12,094,558
- Issue date Sep 17, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Perng-Fei Yuh
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory interface device
- Patent number 12,087,392
- Issue date Sep 10, 2024
- Electronics and Telecommunications Research Institute
- Young-Deuk Jeon
- G11 - INFORMATION STORAGE
Information Patent Grant
Multi-driver signaling
- Patent number 12,087,393
- Issue date Sep 10, 2024
- Micron Technology, Inc.
- Peter Mayer
- G11 - INFORMATION STORAGE
Information Patent Grant
Synchronous input buffer control using a ripple counter
- Patent number 12,087,394
- Issue date Sep 10, 2024
- Micron Technology, Inc.
- Brian W. Huber
- G11 - INFORMATION STORAGE
Information Patent Grant
Apparatus for transmitting and receiving a signal, a method of oper...
- Patent number 12,088,291
- Issue date Sep 10, 2024
- Samsung Electronics Co., Ltd.
- Changkyo Lee
- G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

Information Patent Application
ON-DIE TERMINATION OPTIMIZATION
- Publication number 20250045234
- Publication date Feb 6, 2025
- Dell Products L.P.
- Douglas S. Winterberg
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY DEVICES FOR MULTIPLE READ OPERATIONS
- Publication number 20250029641
- Publication date Jan 23, 2025
- Micron Technology, Inc.
- Eric N. Lee
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUS AND METHOD FOR CORRECTING AN ERROR IN DATA TRANSMISSION O...
- Publication number 20250014666
- Publication date Jan 9, 2025
- MimirIP LLC
- In Jong JANG
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE PERFORMING OFFSET CALIBRATION AND OPERATING METHOD TH...
- Publication number 20250006233
- Publication date Jan 2, 2025
- Samsung Electronics Co., Ltd.
- Donghun Lee
- G11 - INFORMATION STORAGE
Information Patent Application
Synchronous Input Buffer Control Using a Ripple Counter
- Publication number 20240420746
- Publication date Dec 19, 2024
- Micron Technology, Inc.
- Brian W. Huber
- G11 - INFORMATION STORAGE
Information Patent Application
INTERFACE REGIONS, AND ASSOCIATED DEVICES AND SYSTEMS
- Publication number 20240420747
- Publication date Dec 19, 2024
- Lodestar Licensing Group LLC
- KAZUHIRO YOSHIDA
- G11 - INFORMATION STORAGE
Information Patent Application
ENDURANCE, POWER, AND PERFORMANCE IMPROVEMENT LOGIC FOR A MEMORY ARRAY
- Publication number 20240420761
- Publication date Dec 19, 2024
- Numem Inc.
- Jack Guedj
- G11 - INFORMATION STORAGE
Information Patent Application
MULTI-DRIVER SIGNALING
- Publication number 20240412765
- Publication date Dec 12, 2024
- Micron Technology, Inc.
- Peter Mayer
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUS FOR TRANSMITTING AND RECEIVING A SIGNAL, A METHOD OF OPER...
- Publication number 20240388291
- Publication date Nov 21, 2024
- Samsung Electronics Co., Ltd.
- Changkyo Lee
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Multiple Stack High Voltage Circuit for Memory
- Publication number 20240386919
- Publication date Nov 21, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Perng-Fei Yuh
- G11 - INFORMATION STORAGE
Information Patent Application
DEVICE AND METHOD FOR READING DATA IN MEMORY
- Publication number 20240371420
- Publication date Nov 7, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Jaw-Juinn Horng
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
NONVOLATILE MEMORY INCLUDING ON-DIE-TERMINATION CIRCUIT AND STORAGE...
- Publication number 20240371457
- Publication date Nov 7, 2024
- Samsung Electronics Co., Ltd.
- Eun-Ji Kim
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUSES AND METHODS FOR INPUT BUFFER POWER SAVINGS
- Publication number 20240355378
- Publication date Oct 24, 2024
- Micron Technology, Inc.
- Akira Yamashita
- G11 - INFORMATION STORAGE
Information Patent Application
BUFFER CIRCUIT, CLOCK GENERATING CIRCUIT, SEMICONDUCTOR APPARATUS A...
- Publication number 20240356550
- Publication date Oct 24, 2024
- SK HYNIX INC.
- Ji Hyo KANG
- G11 - INFORMATION STORAGE
Information Patent Application
TECHNIQUES TO MITIGATE MEMORY DIE MISALIGNMENT
- Publication number 20240347083
- Publication date Oct 17, 2024
- Micron Technology, Inc.
- Jie Yang
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY SYSTEMS AND DEVICES THAT SUPPORT METHODS FOR CALIBRATING INP...
- Publication number 20240296876
- Publication date Sep 5, 2024
- Samsung Electronics Co., Ltd.
- YongHyun An
- G11 - INFORMATION STORAGE
Information Patent Application
ATPG TESTING METHOD FOR LATCH BASED MEMORIES, FOR AREA REDUCTION
- Publication number 20240296899
- Publication date Sep 5, 2024
- STMicroelectronics International N.V.
- Venkata Narayanan SRINIVASAN
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE FOR SUPPORTING NEW COMMAND INPUT SCHEME AND METHOD OF...
- Publication number 20240282353
- Publication date Aug 22, 2024
- Samsung Electronics Co., Ltd.
- Youngcheon KWON
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICE AND OPERATING METHOD OF SEMICONDUCTOR DEVICE
- Publication number 20240274167
- Publication date Aug 15, 2024
- SK HYNIX INC.
- Hyung Jin CHOI
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICE AND TRAINING METHOD OF THE SEMICONDUCTOR DEVICE
- Publication number 20240274168
- Publication date Aug 15, 2024
- SK HYNIX INC.
- Choung Ki SONG
- G11 - INFORMATION STORAGE
Information Patent Application
BUFFER CHIP, SEMICONDUCTOR PACKAGE INCLUDING BUFFER CHIP AND MEMORY...
- Publication number 20240249756
- Publication date Jul 25, 2024
- SK HYNIX INC.
- Choung Ki SONG
- G11 - INFORMATION STORAGE
Information Patent Application
MANAGING PAGE BUFFER CIRCUITS IN MEMORY DEVICES
- Publication number 20240233783
- Publication date Jul 11, 2024
- Macronix International Co., Ltd.
- Ji-Yu Hung
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUSES AND METHODS INCLUDING MULTILEVEL COMMAND AND ADDRESS SI...
- Publication number 20240221800
- Publication date Jul 4, 2024
- Lodestar Licensing Group LLC
- Kang-Yong Kim
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE AND SYSTEM DEVICE INCLUDING THE SAME
- Publication number 20240177749
- Publication date May 30, 2024
- Samsung Electronics Co., Ltd.
- Yunseok Yang
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUS INCLUDING RECONFIGURABLE INTERFACE AND METHODS OF MANUFAC...
- Publication number 20240160600
- Publication date May 16, 2024
- Micron Technology, Inc.
- Won Joo Yun
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
LOOPBACK CIRCUIT FOR LOW-POWER MEMORY DEVICES
- Publication number 20240144984
- Publication date May 2, 2024
- Micron Technology, Inc.
- Yoshihito Morishita
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR SYSTEM
- Publication number 20240127874
- Publication date Apr 18, 2024
- SK HYNIX INC.
- Kyu Dong HWANG
- G11 - INFORMATION STORAGE
Information Patent Application
PARTITIONED MEMORY ARCHITECTURE AND METHOD FOR REPEATEDLY USING THE...
- Publication number 20240119975
- Publication date Apr 11, 2024
- GLOBALFOUNDRIES U.S. Inc.
- Venkatesh P. Gopinath
- G11 - INFORMATION STORAGE
Information Patent Application
CONTROLLING MEMORY MODULE CLOCK BUFFER POWER IN A SYSTEM WITH A SIN...
- Publication number 20240119979
- Publication date Apr 11, 2024
- Dell Products L.P.
- Isaac Q. Wang
- G11 - INFORMATION STORAGE
Information Patent Application
DATA SERIALIZER, LATCH DATA DEVICE USING THE SAME AND CONTROLLING M...
- Publication number 20240119976
- Publication date Apr 11, 2024
- Macronix International Co., Ltd.
- Su-Chueh LO
- G11 - INFORMATION STORAGE

Data input buffers

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Memory device, memory system, and operating method of memory system

Bias generation circuit and memory circuit

Memory device for supporting command bus training mode and method o...

Method for error correction coding with multiple hash groupings and...

Data-buffer controller/control-signal redriver

Memory device and memory system including the same

Memory controller and a method for controlling access to a memory m...

Input buffer circuit and semiconductor memory

Input buffer circuit in semiconductor memory device having hysteres...

Memory device

Buffer configurations for communications between memory dies and a...

Partitioned memory architecture and method for repeatedly using the...

Memory devices for multiple read operations

Processing-in-memory (PIM) system that changes between multiplicati...

Trim/test interface for devices with low pin count or analog or no-...

Apparatus and method for correcting an error in data transmission o...

Data buffer for memory devices with memory address remapping

Memory device performing offset calibration and operating method th...

Memory and apparatus comprising same

Memory controller performing data training, system-on-chip includin...

Single event effect mitigation with smart-redundancy

Command and address interface regions, and associated devices and s...

Non-volatile memory device, operating method thereof, controller fo...

Memory system

Memory device, host device and method of operating the memory device

Multiple stack high voltage circuit for memory

Memory interface device

Multi-driver signaling

Synchronous input buffer control using a ripple counter

Apparatus for transmitting and receiving a signal, a method of oper...

Patents Applicationslast 30 patents

ON-DIE TERMINATION OPTIMIZATION

MEMORY DEVICES FOR MULTIPLE READ OPERATIONS

APPARATUS AND METHOD FOR CORRECTING AN ERROR IN DATA TRANSMISSION O...

MEMORY DEVICE PERFORMING OFFSET CALIBRATION AND OPERATING METHOD TH...

Synchronous Input Buffer Control Using a Ripple Counter

INTERFACE REGIONS, AND ASSOCIATED DEVICES AND SYSTEMS

ENDURANCE, POWER, AND PERFORMANCE IMPROVEMENT LOGIC FOR A MEMORY ARRAY

MULTI-DRIVER SIGNALING

APPARATUS FOR TRANSMITTING AND RECEIVING A SIGNAL, A METHOD OF OPER...

Multiple Stack High Voltage Circuit for Memory

DEVICE AND METHOD FOR READING DATA IN MEMORY

NONVOLATILE MEMORY INCLUDING ON-DIE-TERMINATION CIRCUIT AND STORAGE...

APPARATUSES AND METHODS FOR INPUT BUFFER POWER SAVINGS

BUFFER CIRCUIT, CLOCK GENERATING CIRCUIT, SEMICONDUCTOR APPARATUS A...

TECHNIQUES TO MITIGATE MEMORY DIE MISALIGNMENT

MEMORY SYSTEMS AND DEVICES THAT SUPPORT METHODS FOR CALIBRATING INP...

ATPG TESTING METHOD FOR LATCH BASED MEMORIES, FOR AREA REDUCTION

MEMORY DEVICE FOR SUPPORTING NEW COMMAND INPUT SCHEME AND METHOD OF...

SEMICONDUCTOR DEVICE AND OPERATING METHOD OF SEMICONDUCTOR DEVICE

SEMICONDUCTOR DEVICE AND TRAINING METHOD OF THE SEMICONDUCTOR DEVICE

BUFFER CHIP, SEMICONDUCTOR PACKAGE INCLUDING BUFFER CHIP AND MEMORY...

MANAGING PAGE BUFFER CIRCUITS IN MEMORY DEVICES

APPARATUSES AND METHODS INCLUDING MULTILEVEL COMMAND AND ADDRESS SI...

MEMORY DEVICE AND SYSTEM DEVICE INCLUDING THE SAME

APPARATUS INCLUDING RECONFIGURABLE INTERFACE AND METHODS OF MANUFAC...

LOOPBACK CIRCUIT FOR LOW-POWER MEMORY DEVICES

SEMICONDUCTOR SYSTEM

PARTITIONED MEMORY ARCHITECTURE AND METHOD FOR REPEATEDLY USING THE...

CONTROLLING MEMORY MODULE CLOCK BUFFER POWER IN A SYSTEM WITH A SIN...

DATA SERIALIZER, LATCH DATA DEVICE USING THE SAME AND CONTROLLING M...