Embedded memory devices

Industry

CPC
G11C2207/104

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G11Information storage G11CSTATIC STORES G11C2207/00Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store

Current Industry

G11C2207/104Embedded memory devices

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Semiconductor device and system using the same
- Patent number 11,636,883
- Issue date Apr 25, 2023
- Semiconductor Energy Laboratory Co., Ltd.
- Yoshiyuki Kurokawa
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatuses and methods for data movement
- Patent number 11,614,877
- Issue date Mar 28, 2023
- Micron Technology, Inc.
- Glen E. Hush
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Adjustable column address scramble using fuses
- Patent number 11,488,685
- Issue date Nov 1, 2022
- Micron Technology, Inc.
- James S. Rehmeyer
- G11 - INFORMATION STORAGE
Information Patent Grant
Apparatuses and methods for operations using compressed and decompr...
- Patent number 11,314,429
- Issue date Apr 26, 2022
- Micron Technology, Inc.
- Jeremiah J. Willcock
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Semiconductor integrated circuit adapted to output pass/fail result...
- Patent number 11,295,823
- Issue date Apr 5, 2022
- Kioxia Corporation
- Hiroshi Nakamura
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Refresh in memory based on monitor array threshold drift
- Patent number 11,158,363
- Issue date Oct 26, 2021
- Micron Technology, Inc.
- Marco Sforzin
- G05 - CONTROLLING REGULATING
Information Patent Grant
Apparatuses and methods for operations using compressed and decompr...
- Patent number 11,150,824
- Issue date Oct 19, 2021
- Micron Technology, Inc.
- Jeremiah J. Willcock
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Adjustable column address scramble using fuses
- Patent number 11,017,879
- Issue date May 25, 2021
- Micron Technology, Inc.
- James S. Rehmeyer
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device and system using the same
- Patent number 11,003,986
- Issue date May 11, 2021
- Semiconductor Energy Laboratory Co., Ltd.
- Yoshiyuki Kurokawa
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatuses and methods for data movement
- Patent number 10,936,235
- Issue date Mar 2, 2021
- Micron Technology, Inc.
- Glen E. Hush
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Securely sharing a memory between an embedded controller (EC) and a...
- Patent number 10,916,280
- Issue date Feb 9, 2021
- Dell Products, L.P.
- Adolfo S. Montero
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device and system using the same
- Patent number 10,867,240
- Issue date Dec 15, 2020
- Semiconductor Energy Laboratory Co., Ltd.
- Yoshiyuki Kurokawa
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Semiconductor device and system using the same
- Patent number 10,769,520
- Issue date Sep 8, 2020
- Semiconductor Energy Laboratory Co., Ltd.
- Yoshiyuki Kurokawa
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Semiconductor integrated circuit adapted to output pass/fail result...
- Patent number 10,741,266
- Issue date Aug 11, 2020
- TOSHIBA MEMORY CORPORATION
- Hiroshi Nakamura
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Semiconductor device and system using the same
- Patent number 10,664,748
- Issue date May 26, 2020
- Semiconductor Energy Laboratory Co., Ltd.
- Yoshiyuki Kurokawa
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Semiconductor integrated circuit adapted to output pass/fail result...
- Patent number 10,410,731
- Issue date Sep 10, 2019
- TOSHIBA MEMORY CORPORATION
- Hiroshi Nakamura
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatuses and methods for operations using compressed and decompr...
- Patent number 10,379,772
- Issue date Aug 13, 2019
- Micron Technology, Inc.
- Jeremiah J. Willcock
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatuses and methods for data movement
- Patent number 10,365,851
- Issue date Jul 30, 2019
- Micron Technology, Inc.
- Glen E. Hush
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method of propagating magnetic domain wall in magnetic devices
- Patent number 10,236,046
- Issue date Mar 19, 2019
- Imec VZW
- Adrien Vaysset
- G11 - INFORMATION STORAGE
Information Patent Grant
Refresh in memory based on a set margin
- Patent number 10,147,475
- Issue date Dec 4, 2018
- Micron Technology, Inc.
- Marco Sforzin
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory macro and semiconductor integrated circuit device
- Patent number 10,109,337
- Issue date Oct 23, 2018
- RENESAS ELECTRONICS CORPORATION
- Yoshisato Yokoyama
- G11 - INFORMATION STORAGE
Information Patent Grant
Refresh request queuing circuitry
- Patent number 10,049,716
- Issue date Aug 14, 2018
- Intellectual Ventures I LLC
- Robert J. Proebsting
- G11 - INFORMATION STORAGE
Information Patent Grant
Contention-free dynamic logic
- Patent number 10,049,726
- Issue date Aug 14, 2018
- Advanced Micro Devices, Inc.
- Alexander W. Schaefer
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor integrated circuit adapted to output pass/fail result...
- Patent number 9,870,831
- Issue date Jan 16, 2018
- TOSHIBA MEMORY CORPORATION
- Hiroshi Nakamura
- G11 - INFORMATION STORAGE
Information Patent Grant
Dynamic random access memory with configurable refresh rate for com...
- Patent number 9,659,625
- Issue date May 23, 2017
- MaxLinear, Inc.
- Curtis Ling
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device with internal combination logic
- Patent number 9,646,661
- Issue date May 9, 2017
- Cypress Semiconductor Corporation
- Mark Alan McClain
- G11 - INFORMATION STORAGE
Information Patent Grant
Configurable register circuitry for error detection and recovery
- Patent number 9,583,218
- Issue date Feb 28, 2017
- Altera Corporation
- Michael D. Hutton
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
System on chip including built-in self test circuit and built-in se...
- Patent number 9,575,861
- Issue date Feb 21, 2017
- Samsung Electronics Co., Ltd.
- Yong-Jun Hong
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor integrated circuit adapted to output pass/fail result...
- Patent number 9,536,610
- Issue date Jan 3, 2017
- Kabushiki Kaisha Toshiba
- Hiroshi Nakamura
- G11 - INFORMATION STORAGE
Information Patent Grant
Protection against word line failure in memory devices
- Patent number 9,454,429
- Issue date Sep 27, 2016
- Apple Inc.
- Shai Ojalvo
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
ADJUSTABLE COLUMN ADDRESS SCRAMBLE USING FUSES
- Publication number 20210257043
- Publication date Aug 19, 2021
- Micron Technology, Inc.
- James S. Rehmeyer
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUSES AND METHODS FOR DATA MOVEMENT
- Publication number 20210181969
- Publication date Jun 17, 2021
- Micron Technology, Inc.
- Glen E. Hush
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR INTEGRATED CIRCUIT ADAPTED TO OUTPUT PASS/FAIL RESULT...
- Publication number 20200321067
- Publication date Oct 8, 2020
- Toshiba Memory Corporation
- Hiroshi Nakamura
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR INTEGRATED CIRCUIT ADAPTED TO OUTPUT PASS/FAIL RESULT...
- Publication number 20190362800
- Publication date Nov 28, 2019
- Toshiba Memory Corporation
- Hiroshi Nakamura
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
APPARATUSES AND METHODS FOR OPERATIONS USING COMPRESSED AND DECOMPR...
- Publication number 20190354303
- Publication date Nov 21, 2019
- Micron Technology, Inc.
- Jeremiah J. Willcock
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SECURELY SHARING A MEMORY BETWEEN AN EMBEDDED CONTROLLER (EC) AND A...
- Publication number 20190287588
- Publication date Sep 19, 2019
- DELL PRODUCTS, L.P.
- Adolfo S. Montero
- G11 - INFORMATION STORAGE
Information Patent Application
REFRESH IN MEMORY
- Publication number 20180366177
- Publication date Dec 20, 2018
- Micron Technology, Inc.
- Marco Sforzin
- G05 - CONTROLLING REGULATING
Information Patent Application
REFRESH IN MEMORY BASED ON A SET MARGIN
- Publication number 20180330774
- Publication date Nov 15, 2018
- Micron Technology, Inc.
- Marco Sforzin
- G05 - CONTROLLING REGULATING
Information Patent Application
VOLATILE MEMORY ARCHITECUTRE IN NON-VOLATILE MEMORY DEVICES AND REL...
- Publication number 20180158527
- Publication date Jun 7, 2018
- Micron Technology, Inc.
- Emanuele Confalonieri
- G11 - INFORMATION STORAGE
Information Patent Application
METHOD OF PROPAGATING MAGNETIC DOMAIN WALL IN MAGNETIC DEVICES
- Publication number 20180130510
- Publication date May 10, 2018
- IMEC vzw
- Adrien Vaysset
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR INTEGRATED CIRCUIT ADAPTED TO OUTPUT PASS/FAIL RESULT...
- Publication number 20180096729
- Publication date Apr 5, 2018
- Toshiba Memory Corporation
- Hiroshi Nakamura
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY MACRO AND SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
- Publication number 20170352399
- Publication date Dec 7, 2017
- RENESAS ELECTRONICS CORPORATION
- Yoshisato YOKOYAMA
- G11 - INFORMATION STORAGE
Information Patent Application
Dynamic Random Access Memory For Communications Systems
- Publication number 20170256302
- Publication date Sep 7, 2017
- Curtis Ling
- G11 - INFORMATION STORAGE
Information Patent Application
METHOD FOR FABRICATING A METAL-INSULATOR-METAL (MIM) CAPACITOR HAVI...
- Publication number 20140327064
- Publication date Nov 6, 2014
- Toshihiro IIZUKA
- C23 - COATING METALLIC MATERIAL COATING MATERIAL WITH METALLIC MATERIAL CHEMI...
Information Patent Application
SYSTEM AND METHOD FOR DATA READ OF A SYNCHRONOUS SERIAL INTERFACE NAND
- Publication number 20140331105
- Publication date Nov 6, 2014
- Micron Technology, Inc.
- Theodore T. Pekny
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEMS AND METHODS FOR TESTING PAGES OF DATA STORED IN A MEMORY MO...
- Publication number 20140289575
- Publication date Sep 25, 2014
- Marvell World Trade Ltd.
- Sehat Sutardja
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR INTEGRATED CIRCUIT ADAPTED TO OUTPUT PASS/FAIL RESULT...
- Publication number 20140226410
- Publication date Aug 14, 2014
- KABUSHIKI KAISHA TOSHIBA
- Hiroshi NAKAMURA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DYNAMIC RANDOM ACCESS MEMORY FOR COMMUNICATIONS SYSTEMS
- Publication number 20140198597
- Publication date Jul 17, 2014
- MaxLinear, Inc.
- Curtis Ling
- G11 - INFORMATION STORAGE
Information Patent Application
Memory Device with Internal Combination Logic
- Publication number 20140177375
- Publication date Jun 26, 2014
- SPANSION LLC
- Mark A. McClain
- G11 - INFORMATION STORAGE
Information Patent Application
CONFIGURABLE EMBEDDED MEMORY SYSTEM
- Publication number 20140133246
- Publication date May 15, 2014
- Xilinx, Inc.
- Subodh Kumar
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY APPARATUS
- Publication number 20130326184
- Publication date Dec 5, 2013
- Macronix International Co., Ltd.
- Yu-Meng Chaung
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR INTEGRATED CIRCUIT ADAPTED TO OUTPUT PASS/FAIL RESULT...
- Publication number 20130262754
- Publication date Oct 3, 2013
- KABUSHIKI KAISHA TOSHIBA
- Hiroshi NAKAMURA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
REFRESH REQUEST QUEUING CIRCUITRY
- Publication number 20130227212
- Publication date Aug 29, 2013
- Intellectual Ventures I LLC
- Robert J. Proebsting
- G11 - INFORMATION STORAGE
Information Patent Application
SYSTEM AND METHOD FOR DATA READ OF A SYNCHRONOUS SERIAL INTERFACE NAND
- Publication number 20130124946
- Publication date May 16, 2013
- Micron Technology, Inc.
- Theodore T. Pekny
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
FLASH MEMORY
- Publication number 20130097473
- Publication date Apr 18, 2013
- Tomoharu TANAKA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
EDRAM REFRESH IN A HIGH PERFORMANCE CACHE ARCHITECTURE
- Publication number 20130046926
- Publication date Feb 21, 2013
- International Business Machines Corporation
- Michael Fee
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
FULLY-BUFFERED DUAL IN-LINE MEMORY MODULE WITH FAULT CORRECTION
- Publication number 20130031432
- Publication date Jan 31, 2013
- Marvell World Trade Ltd.
- Sehat Sutardja
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DIGIT LINE COMPARISON CIRCUITS
- Publication number 20130003467
- Publication date Jan 3, 2013
- Micron Technology, Inc.
- Dean A. Klein
- G11 - INFORMATION STORAGE
Information Patent Application
METHOD AND APPARATUS FOR SYNCHRONIZING DATA FROM MEMORY ARRAYS
- Publication number 20120300558
- Publication date Nov 29, 2012
- Micron Technology, Inc.
- Simon J. Lovett
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICE HAVING A THIN FILM CAPACITOR AND METHOD FOR FA...
- Publication number 20120261735
- Publication date Oct 18, 2012
- RENESAS ELECTRONICS CORPORATION
- Toshihiro IIZUKA
- C23 - COATING METALLIC MATERIAL COATING MATERIAL WITH METALLIC MATERIAL CHEMI...

Embedded memory devices

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Semiconductor device and system using the same

Apparatuses and methods for data movement

Adjustable column address scramble using fuses

Apparatuses and methods for operations using compressed and decompr...

Semiconductor integrated circuit adapted to output pass/fail result...

Refresh in memory based on monitor array threshold drift

Apparatuses and methods for operations using compressed and decompr...

Adjustable column address scramble using fuses

Semiconductor device and system using the same

Apparatuses and methods for data movement

Securely sharing a memory between an embedded controller (EC) and a...

Semiconductor device and system using the same

Semiconductor device and system using the same

Semiconductor integrated circuit adapted to output pass/fail result...

Semiconductor device and system using the same

Semiconductor integrated circuit adapted to output pass/fail result...

Apparatuses and methods for operations using compressed and decompr...

Apparatuses and methods for data movement

Method of propagating magnetic domain wall in magnetic devices

Refresh in memory based on a set margin

Memory macro and semiconductor integrated circuit device

Refresh request queuing circuitry

Contention-free dynamic logic

Semiconductor integrated circuit adapted to output pass/fail result...

Dynamic random access memory with configurable refresh rate for com...

Memory device with internal combination logic

Configurable register circuitry for error detection and recovery

System on chip including built-in self test circuit and built-in se...

Semiconductor integrated circuit adapted to output pass/fail result...

Protection against word line failure in memory devices

Patents Applicationslast 30 patents

ADJUSTABLE COLUMN ADDRESS SCRAMBLE USING FUSES

APPARATUSES AND METHODS FOR DATA MOVEMENT

SEMICONDUCTOR INTEGRATED CIRCUIT ADAPTED TO OUTPUT PASS/FAIL RESULT...

SEMICONDUCTOR INTEGRATED CIRCUIT ADAPTED TO OUTPUT PASS/FAIL RESULT...

APPARATUSES AND METHODS FOR OPERATIONS USING COMPRESSED AND DECOMPR...

SECURELY SHARING A MEMORY BETWEEN AN EMBEDDED CONTROLLER (EC) AND A...

REFRESH IN MEMORY

REFRESH IN MEMORY BASED ON A SET MARGIN

VOLATILE MEMORY ARCHITECUTRE IN NON-VOLATILE MEMORY DEVICES AND REL...

METHOD OF PROPAGATING MAGNETIC DOMAIN WALL IN MAGNETIC DEVICES

SEMICONDUCTOR INTEGRATED CIRCUIT ADAPTED TO OUTPUT PASS/FAIL RESULT...

MEMORY MACRO AND SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE

Dynamic Random Access Memory For Communications Systems

METHOD FOR FABRICATING A METAL-INSULATOR-METAL (MIM) CAPACITOR HAVI...

SYSTEM AND METHOD FOR DATA READ OF A SYNCHRONOUS SERIAL INTERFACE NAND

SYSTEMS AND METHODS FOR TESTING PAGES OF DATA STORED IN A MEMORY MO...

SEMICONDUCTOR INTEGRATED CIRCUIT ADAPTED TO OUTPUT PASS/FAIL RESULT...

DYNAMIC RANDOM ACCESS MEMORY FOR COMMUNICATIONS SYSTEMS

Memory Device with Internal Combination Logic

CONFIGURABLE EMBEDDED MEMORY SYSTEM

MEMORY APPARATUS

SEMICONDUCTOR INTEGRATED CIRCUIT ADAPTED TO OUTPUT PASS/FAIL RESULT...

REFRESH REQUEST QUEUING CIRCUITRY

SYSTEM AND METHOD FOR DATA READ OF A SYNCHRONOUS SERIAL INTERFACE NAND

FLASH MEMORY

EDRAM REFRESH IN A HIGH PERFORMANCE CACHE ARCHITECTURE

FULLY-BUFFERED DUAL IN-LINE MEMORY MODULE WITH FAULT CORRECTION

DIGIT LINE COMPARISON CIRCUITS

METHOD AND APPARATUS FOR SYNCHRONIZING DATA FROM MEMORY ARRAYS

SEMICONDUCTOR DEVICE HAVING A THIN FILM CAPACITOR AND METHOD FOR FA...