FET configuration adapted for use as static memory cell