for access to memory bus

Industry

CPC
G06F13/16

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G06Computing G06FELECTRICAL DIGITAL DATA PROCESSING G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units

Current Industry

G06F13/16for access to memory bus

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Multi-port memory link expander to share data among hosts
- Patent number 12,271,329
- Issue date Apr 8, 2025
- Intel Corporation
- Zhuangzhi Li
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Reading from a mode register having different read and write timing
- Patent number RE50373
- Issue date Apr 8, 2025
- Sony Group Corporation
- Christopher E. Cox
Information Patent Grant
Computer system having a chip configured for memory attachment and...
- Patent number 12,273,268
- Issue date Apr 8, 2025
- Graphcore Limited
- Simon Christian Knowles
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Dynamic virtual communication platform for healthcare
- Patent number 12,272,456
- Issue date Apr 8, 2025
- Neil S. Davey
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method of generating a multi-level signal using selective equalizat...
- Patent number 12,272,396
- Issue date Apr 8, 2025
- Samsung Electronics Co., Ltd.
- Junyoung Park
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
AI accelerator apparatus using in-memory compute chiplet devices fo...
- Patent number 12,271,321
- Issue date Apr 8, 2025
- d-MATRIX CORPORATION
- Sudeep Bhoja
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Cache size change
- Patent number 12,271,314
- Issue date Apr 8, 2025
- Texas Instruments Incorporated
- Abhijeet Ashok Chachad
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Multi-function flexible computational storage device
- Patent number 12,271,322
- Issue date Apr 8, 2025
- Samsung Electronics Co., Ltd.
- Ramdas P. Kachare
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Electronic device and method for performing garbage collection
- Patent number 12,271,323
- Issue date Apr 8, 2025
- Samsung Electronics Co., Ltd.
- Sungjong Seo
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Hybrid victim cache and write miss buffer with fence operation
- Patent number 12,265,477
- Issue date Apr 1, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Processing device and method of sharing storage between cache memor...
- Patent number 12,265,484
- Issue date Apr 1, 2025
- Advanced Micro Devices, Inc.
- Maxim V. Kazakov
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Dynamic DMA buffer management
- Patent number 12,265,493
- Issue date Apr 1, 2025
- ARRIS Enterprises LLC
- Kumara Swamy Tadikavagilu Venkatappa
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Multi-die mapping matrix multiplication
- Patent number 12,265,494
- Issue date Apr 1, 2025
- Kepler Computing Inc.
- Amrita Mathuriya
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
System and method for providing compression attached memory module...
- Patent number 12,265,482
- Issue date Apr 1, 2025
- Dell Products L.P.
- Arnold Thomas Schnell
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatus including parallel pipelines and methods of manufacturing...
- Patent number 12,265,485
- Issue date Apr 1, 2025
- Micron Technology, Inc.
- Kallol Mazumder
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatus and method for die-to-die (D2D) interconnects
- Patent number 12,265,488
- Issue date Apr 1, 2025
- Samsung Electronics Co., Ltd.
- Wangyong Im
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Shunt-series and series-shunt inductively peaked clock buffer, and...
- Patent number 12,265,483
- Issue date Apr 1, 2025
- Intel Corporation
- Sandipan Kundu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method and circuit for accessing write data path of on-chip storage...
- Patent number 12,265,487
- Issue date Apr 1, 2025
- SUNLUNE (SINGAPORE) PTE. LTD.
- Yusheng Zhang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
System and method for facilitating data-driven intelligent network...
- Patent number 12,267,229
- Issue date Apr 1, 2025
- Hewlett Packard Enterprise Development LP
- Abdulla M. Bataineh
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods for enhanced memory context restore
- Patent number 12,265,467
- Issue date Apr 1, 2025
- Advanced Micro Devices, Inc.
- Anwar Parvez Kashem
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory expansion device performing near data processing function an...
- Patent number 12,265,486
- Issue date Apr 1, 2025
- SK Hynix Inc.
- Hyungkyu Ham
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Communicating data with stacked memory dies
- Patent number 12,265,489
- Issue date Apr 1, 2025
- Robert Nasry Hasbun
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods and apparatus for multi-banked victim cache with dual datapath
- Patent number 12,259,826
- Issue date Mar 25, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Dynamic variation of bus parameters
- Patent number 12,259,834
- Issue date Mar 25, 2025
- Hewlett Packard Enterprise Development LP
- Sukhamoy Som
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Technologies for dynamic accelerator selection
- Patent number 12,261,940
- Issue date Mar 25, 2025
- Intel Corporation
- Francesc Guim Bernat
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Technologies for offloading acceleration task scheduling operations...
- Patent number 12,260,257
- Issue date Mar 25, 2025
- Intel Corporation
- Susanne M. Balle
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Guest operating system buffer and log accesses by an input-output m...
- Patent number 12,260,120
- Issue date Mar 25, 2025
- Advanced Micro Devices, Inc.
- Maggie Chan
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
GPU virtualisation
- Patent number 12,259,822
- Issue date Mar 25, 2025
- Imagination Technologies Limited
- Dave Roberts
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory having internal processors and data communication methods in...
- Patent number 12,259,829
- Issue date Mar 25, 2025
- Robert M. Walker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Forwarding incoming IO to SCM namespaces
- Patent number 12,259,828
- Issue date Mar 25, 2025
- EMC IP Holding Company LLC
- Bing Liu
- G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

Information Patent Application
PROCESSING SYSTEM WITH INTERSPERSED PROCESSORS DMA-FIFO
- Publication number 20250117271
- Publication date Apr 10, 2025
- HyperX Logic, Inc.
- Carl S. Dobbs
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PASSING SENSING INFORMATION IN A MEMORY STACK THROUGH A PROXY DIE
- Publication number 20250117343
- Publication date Apr 10, 2025
- Intel Corporation
- Saravanan SETHURAMAN
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ATOMIC COMPARE AND SWAP IN A COHERENT CACHE SYSTEM
- Publication number 20250117340
- Publication date Apr 10, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHODS AND APPARATUS FOR ALLOCATION IN A VICTIM CACHE SYSTEM
- Publication number 20250117341
- Publication date Apr 10, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR MEMORY DEVICE WITH SIGNALED COMMAND/ADDRESS INVERSION
- Publication number 20250117344
- Publication date Apr 10, 2025
- Micron Technology, Inc.
- Keun-Soo Song
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY CONTROLLER INCLUDING A WRITE STAGING BUFFER TO MANAGE WRITE...
- Publication number 20250117139
- Publication date Apr 10, 2025
- Sunrise Memory Corporation
- Shay Fux
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHOD FOR CONFIGURING MULTIPLE INPUT-OUTPUT CHANNELS
- Publication number 20250118343
- Publication date Apr 10, 2025
- Micron Technology, Inc.
- Dean E. Walker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
TRAINING AND OPERATIONS WITH A DOUBLE BUFFERED MEMORY TOPOLOGY
- Publication number 20250110897
- Publication date Apr 3, 2025
- Rambus Inc.
- Chi-Ming YEUNG
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DATA INTERACTION METHOD, APPARATUS AND SYSTEM, AND ELECTRONIC DEVIC...
- Publication number 20250110900
- Publication date Apr 3, 2025
- SHENZHEN MICROBT ELECTRONICS TECHNOLOGY CO., LTD.
- Yongzhi LV
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
POOLED MEMORY ADDRESS TRANSLATION
- Publication number 20250110909
- Publication date Apr 3, 2025
- Intel Corporation
- Debendra Das Sharma
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Methods for Enhanced Memory Context Restore
- Publication number 20250110864
- Publication date Apr 3, 2025
- ADVANCED MICRO DEVICES, INC.
- Anwar Parvez Kashem
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Fast Fourier Transforms for Processing-in-Memory
- Publication number 20250111006
- Publication date Apr 3, 2025
- ADVANCED MICRO DEVICES, INC.
- Mohamed Assem Abd ElMohsen Ibrahim
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHOD AND APPARATUS FOR CALIBRATING WRITE TIMING IN A MEMORY SYSTEM
- Publication number 20250111873
- Publication date Apr 3, 2025
- Rambus Inc.
- Thomas J. Giovannini
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY SYSTEM AND HOST DEVICE
- Publication number 20250110870
- Publication date Apr 3, 2025
- KIOXIA Corporation
- Naoki HOSOYAMA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
APPARATUSES AND METHODS FOR ALTERNATE MEMORY DIE METADATA STORAGE
- Publication number 20250110830
- Publication date Apr 3, 2025
- Micron Technology, Inc.
- Sujeet Ayyapureddi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
IN-SWITCH EMBEDDING BAG POOLING
- Publication number 20250110899
- Publication date Apr 3, 2025
- ADVANCED MICRO DEVICES, INC.
- Kishore Punniyamurthy
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Method and Apparatus for Collaborative Memory Accesses
- Publication number 20250110898
- Publication date Apr 3, 2025
- ADVANCED MICRO DEVICES, INC.
- Shaizeen Dilawarhusen Aga
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEM-ON-CHIP DRIVEN BY CLOCK SIGNALS HAVING DIFFERENT FREQUENCIES
- Publication number 20250103521
- Publication date Mar 27, 2025
- SK HYNIX INC.
- Jae Min HYUN
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MODULAR SYSTEM ARCHITECTURE FOR SUPPORTING MULTIPLE SOLID-STATE DRIVES
- Publication number 20250103533
- Publication date Mar 27, 2025
- Samsung Electronics Co., Ltd.
- Sompong Paul OLARIG
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DOUBLE-HELIX SCHEDULING METHOD FOR SOUNDCARD BUFFERS DURING SOUND R...
- Publication number 20250103387
- Publication date Mar 27, 2025
- Zhejiang University of technology
- Chenggang LU
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Memory Controller Reservation of Retry Queue
- Publication number 20250103520
- Publication date Mar 27, 2025
- Apple Inc.
- Ilya Granovsky
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
APPARATUSES AND METHODS INCLUDING MEMORY COMMANDS FOR SEMICONDUCTOR...
- Publication number 20250103523
- Publication date Mar 27, 2025
- Lodestar Licensing Group LLP
- Kang-Yong Kim
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SIGNAL ROUTING BETWEEN MEMORY DIE AND LOGIC DIE
- Publication number 20250104761
- Publication date Mar 27, 2025
- Micron Technology, Inc.
- Sean S. Eilert
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEM AND METHOD FOR SUPPORTING MULTI-PATH AND/OR MULTI-MODE NMVE...
- Publication number 20250103532
- Publication date Mar 27, 2025
- Samsung Electronics Co., Ltd.
- Sompong Paul Olarig
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ELECTRONIC DEVICE AND METHOD TO REDUCE POWER CONSUMPTION DURING ACCESS
- Publication number 20250103284
- Publication date Mar 27, 2025
- MEDIATEK INC.
- Ming-Hung HSIEH
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DEVICE AND METHODS FOR FUNCTIONAL DESCRIPTOR-BASED DMA CONTROLLER
- Publication number 20250103528
- Publication date Mar 27, 2025
- MICROCHIP TECHNOLOGY INCORPORATED
- Yong Yuenyongsgool
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
FOLDED MEMORY MODULES
- Publication number 20250103531
- Publication date Mar 27, 2025
- Rambus Inc.
- AMIR AMIRKHANY
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY MODULE WITH MEMORY-OWNERSHIP EXCHANGE
- Publication number 20250103508
- Publication date Mar 27, 2025
- Rambus Inc.
- Evan Lawrence Erickson
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
REGULATING COMMAND SUBMISSION TO A SHARED PERIPHERAL DEVICE
- Publication number 20250103519
- Publication date Mar 27, 2025
- Intel Corporation
- JUNYUAN WANG
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
THERMAL MITIGATION FOR SOC USING MEMORY ACCESS LATENCY
- Publication number 20250103522
- Publication date Mar 27, 2025
- QUALCOMM Incorporated
- Hithesh Hassan LEPAKSHA
- G06 - COMPUTING CALCULATING COUNTING

for access to memory bus

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Multi-port memory link expander to share data among hosts

Reading from a mode register having different read and write timing

Computer system having a chip configured for memory attachment and...

Dynamic virtual communication platform for healthcare

Method of generating a multi-level signal using selective equalizat...

AI accelerator apparatus using in-memory compute chiplet devices fo...

Cache size change

Multi-function flexible computational storage device

Electronic device and method for performing garbage collection

Hybrid victim cache and write miss buffer with fence operation

Processing device and method of sharing storage between cache memor...

Dynamic DMA buffer management

Multi-die mapping matrix multiplication

System and method for providing compression attached memory module...

Apparatus including parallel pipelines and methods of manufacturing...

Apparatus and method for die-to-die (D2D) interconnects

Shunt-series and series-shunt inductively peaked clock buffer, and...

Method and circuit for accessing write data path of on-chip storage...

System and method for facilitating data-driven intelligent network...

Methods for enhanced memory context restore

Memory expansion device performing near data processing function an...

Communicating data with stacked memory dies

Methods and apparatus for multi-banked victim cache with dual datapath

Dynamic variation of bus parameters

Technologies for dynamic accelerator selection

Technologies for offloading acceleration task scheduling operations...

Guest operating system buffer and log accesses by an input-output m...

GPU virtualisation

Memory having internal processors and data communication methods in...

Forwarding incoming IO to SCM namespaces

Patents Applicationslast 30 patents

PROCESSING SYSTEM WITH INTERSPERSED PROCESSORS DMA-FIFO

PASSING SENSING INFORMATION IN A MEMORY STACK THROUGH A PROXY DIE

ATOMIC COMPARE AND SWAP IN A COHERENT CACHE SYSTEM

METHODS AND APPARATUS FOR ALLOCATION IN A VICTIM CACHE SYSTEM

SEMICONDUCTOR MEMORY DEVICE WITH SIGNALED COMMAND/ADDRESS INVERSION

MEMORY CONTROLLER INCLUDING A WRITE STAGING BUFFER TO MANAGE WRITE...

METHOD FOR CONFIGURING MULTIPLE INPUT-OUTPUT CHANNELS

TRAINING AND OPERATIONS WITH A DOUBLE BUFFERED MEMORY TOPOLOGY

DATA INTERACTION METHOD, APPARATUS AND SYSTEM, AND ELECTRONIC DEVIC...

POOLED MEMORY ADDRESS TRANSLATION

Methods for Enhanced Memory Context Restore

Fast Fourier Transforms for Processing-in-Memory

METHOD AND APPARATUS FOR CALIBRATING WRITE TIMING IN A MEMORY SYSTEM

MEMORY SYSTEM AND HOST DEVICE

APPARATUSES AND METHODS FOR ALTERNATE MEMORY DIE METADATA STORAGE

IN-SWITCH EMBEDDING BAG POOLING

Method and Apparatus for Collaborative Memory Accesses

SYSTEM-ON-CHIP DRIVEN BY CLOCK SIGNALS HAVING DIFFERENT FREQUENCIES

MODULAR SYSTEM ARCHITECTURE FOR SUPPORTING MULTIPLE SOLID-STATE DRIVES

DOUBLE-HELIX SCHEDULING METHOD FOR SOUNDCARD BUFFERS DURING SOUND R...

Memory Controller Reservation of Retry Queue

APPARATUSES AND METHODS INCLUDING MEMORY COMMANDS FOR SEMICONDUCTOR...

SIGNAL ROUTING BETWEEN MEMORY DIE AND LOGIC DIE

SYSTEM AND METHOD FOR SUPPORTING MULTI-PATH AND/OR MULTI-MODE NMVE...

ELECTRONIC DEVICE AND METHOD TO REDUCE POWER CONSUMPTION DURING ACCESS

DEVICE AND METHODS FOR FUNCTIONAL DESCRIPTOR-BASED DMA CONTROLLER

FOLDED MEMORY MODULES

MEMORY MODULE WITH MEMORY-OWNERSHIP EXCHANGE

REGULATING COMMAND SUBMISSION TO A SHARED PERIPHERAL DEVICE

THERMAL MITIGATION FOR SOC USING MEMORY ACCESS LATENCY