for memories with random access ports synchronised on clock signal pulse trains