I/O lines read out arrangements

Industry

CPC
G11C7/1069

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G11Information storage G11CSTATIC STORES G11C7/00Arrangements for writing information into, or reading information out from, a digital store

Current Industry

G11C7/1069I/O lines read out arrangements

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Non-volatile memory circuit and method
- Patent number 12,165,722
- Issue date Dec 10, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Gu-Huan Li
- G11 - INFORMATION STORAGE
Information Patent Grant
Data storage with improved cache read
- Patent number 12,165,735
- Issue date Dec 10, 2024
- SanDisk Technologies, Inc.
- Refael Ben-Rubi
- G11 - INFORMATION STORAGE
Information Patent Grant
Multi-bitcell structure with shared read port
- Patent number 12,165,737
- Issue date Dec 10, 2024
- ARM Limited
- Amit Chhabra
- G11 - INFORMATION STORAGE
Information Patent Grant
Multi-level cells, and related arrays, devices, systems, and methods
- Patent number 12,159,682
- Issue date Dec 3, 2024
- Micron Technology, Inc.
- Jiyun Li
- G11 - INFORMATION STORAGE
Information Patent Grant
Early detection of compression status using inline metadata
- Patent number 12,159,686
- Issue date Dec 3, 2024
- Micron Technology, Inc.
- Patrick Michael Sheridan
- G11 - INFORMATION STORAGE
Information Patent Grant
Channel and sub-channel throttling for memory controllers
- Patent number 12,154,657
- Issue date Nov 26, 2024
- Advanced Micro Devices, Inc.
- Kedarnath Balakrishnan
- G11 - INFORMATION STORAGE
Information Patent Grant
Adjustable memory cell reliability management
- Patent number 12,154,655
- Issue date Nov 26, 2024
- Micron Technology, Inc.
- Daniele Balluchi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory device and operation method thereof
- Patent number 12,154,616
- Issue date Nov 26, 2024
- Samsung Electronics Co., Ltd.
- Yoon-Joo Eom
- G11 - INFORMATION STORAGE
Information Patent Grant
Drive strength calibration for multi-level signaling
- Patent number 12,148,502
- Issue date Nov 19, 2024
- Peter Mayer
- G11 - INFORMATION STORAGE
Information Patent Grant
Readout from memory cells subjected to perturbations in threshold v...
- Patent number 12,148,496
- Issue date Nov 19, 2024
- Apple Inc.
- Nir Tishbi
- G11 - INFORMATION STORAGE
Information Patent Grant
Integrated circuit comprising a non-volatile memory
- Patent number 12,148,503
- Issue date Nov 19, 2024
- STMicroelectronics (Grand Ouest) SAS
- Xavier Lecoq
- G11 - INFORMATION STORAGE
Information Patent Grant
Techniques for reducing DRAM power usage in performing read and wri...
- Patent number 12,142,344
- Issue date Nov 12, 2024
- NVIDIA Corporation
- Gautam Bhatia
- G11 - INFORMATION STORAGE
Information Patent Grant
Page buffer, memory device having page buffer, and method of operat...
- Patent number 12,142,345
- Issue date Nov 12, 2024
- SK Hynix Inc.
- Chang Yeop Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Tracking the effects of voltage and temperature on a memory device...
- Patent number 12,136,467
- Issue date Nov 5, 2024
- Micron Technology, Inc.
- Keun Soo Song
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device
- Patent number 12,136,469
- Issue date Nov 5, 2024
- Kioxia Corporation
- Shintaro Hayashi
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory module with reduced read/write turnaround overhead
- Patent number 12,130,757
- Issue date Oct 29, 2024
- RAMBUS INC.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Matrix formation for performing computational operations in memory
- Patent number 12,125,555
- Issue date Oct 22, 2024
- Micron Technology, Inc.
- Paolo Fantini
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Anti-fuse memory reading circuit with controllable reading time
- Patent number 12,119,069
- Issue date Oct 15, 2024
- WUXI ESIONTECH CO., LTD.
- Zhengzhou Cao
- G11 - INFORMATION STORAGE
Information Patent Grant
Apparatus for determining memory cell data states
- Patent number 12,112,819
- Issue date Oct 8, 2024
- Micron Technology, Inc.
- Sheyang Ning
- G11 - INFORMATION STORAGE
Information Patent Grant
Apparatus and method for reading data based on a program status of...
- Patent number 12,112,826
- Issue date Oct 8, 2024
- SK Hynix Inc.
- Kang Woo Park
- G11 - INFORMATION STORAGE
Information Patent Grant
Modification of a command timing pattern
- Patent number 12,112,828
- Issue date Oct 8, 2024
- Micron Technology, Inc.
- Carl L. Minifie
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory array with programmable number of filters
- Patent number 12,106,822
- Issue date Oct 1, 2024
- MediaTek Singapore Pte Ltd.
- Chetan Deshpande
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Single column select architecture for sense amplifier circuity
- Patent number 12,106,820
- Issue date Oct 1, 2024
- Micron Technology, Inc.
- Luoqi Li
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device
- Patent number 12,100,470
- Issue date Sep 24, 2024
- Kioxia Corporation
- Hideyuki Kataoka
- G11 - INFORMATION STORAGE
Information Patent Grant
Receiver receiving multi-level signal, memory device including the...
- Patent number 12,100,469
- Issue date Sep 24, 2024
- Samsung Electronics Co., Ltd.
- Byungsuk Woo
- G11 - INFORMATION STORAGE
Information Patent Grant
Content addressable memory for large search words
- Patent number 12,094,568
- Issue date Sep 17, 2024
- Macronix International Co., Ltd.
- Hang-Ting Lue
- G11 - INFORMATION STORAGE
Information Patent Grant
Drift compensation for codewords in memory
- Patent number 12,087,391
- Issue date Sep 10, 2024
- Micron Technology, Inc.
- Marco Sforzin
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory system
- Patent number 12,087,396
- Issue date Sep 10, 2024
- Kioxia Corporation
- Takehisa Kurosawa
- G11 - INFORMATION STORAGE
Information Patent Grant
Skipping pages for weak wordlines of a memory device during pre-pro...
- Patent number 12,080,376
- Issue date Sep 3, 2024
- Micron Technology, Inc.
- Cheng Cheng Ang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Synchronous input buffer control using a state machine
- Patent number 12,073,913
- Issue date Aug 27, 2024
- Micron Technology, Inc.
- Kallol Mazumder
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
SENSE AMPLIFIER APPLIED TO NON-VOLATILE MEMORY
- Publication number 20240420745
- Publication date Dec 19, 2024
- EMEMORY TECHNOLOGY INC.
- Wei-Ming KU
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY SYSTEM AND OPERATING METHOD OF MEMORY SYSTEM
- Publication number 20240395294
- Publication date Nov 28, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Win-San KHWA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHODS AND SYSTEMS FOR IMPROVING READ AND WRITE OF MEMORY CELLS
- Publication number 20240395297
- Publication date Nov 28, 2024
- Micron Technology, Inc.
- Ferdinando Bedeschi
- G11 - INFORMATION STORAGE
Information Patent Application
CONTENTION-FREE DUAL-VOLTAGE LOGIC CELL
- Publication number 20240395293
- Publication date Nov 28, 2024
- NVIDIA Corp.
- Lalit Gupta
- G11 - INFORMATION STORAGE
Information Patent Application
ERROR HANDLING DURING A MEMORY COMPACTION PROCESS
- Publication number 20240386984
- Publication date Nov 21, 2024
- Western Digital Technologies, Inc.
- Ravi Dutt Sharma
- G11 - INFORMATION STORAGE
Information Patent Application
CONTENT ADDRESSABLE MEMORY FOR LARGE SEARCH WORDS
- Publication number 20240386923
- Publication date Nov 21, 2024
- Macronix International Co., Ltd.
- Hang-Ting Lue
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR MEMORY DEVICE
- Publication number 20240379139
- Publication date Nov 14, 2024
- KIOXIA Corporation
- Hideyuki KATAOKA
- G11 - INFORMATION STORAGE
Information Patent Application
METHOD OF VOLTAGE CALIBRATION AND APPARATUS THEREOF, MEMORY AND MEM...
- Publication number 20240379135
- Publication date Nov 14, 2024
- Yangtze Memory Technologies Co., Ltd.
- Tianyi YE
- G11 - INFORMATION STORAGE
Information Patent Application
CONTROLLER, MEMORY SYSTEM AND OPERATING METHOD OF MEMORY SYSTEM
- Publication number 20240363189
- Publication date Oct 31, 2024
- SK HYNIX INC.
- Young Ook SONG
- G11 - INFORMATION STORAGE
Information Patent Application
CONTROLLER, STORAGE DEVICE AND METHOD FOR OPERATING STORAGE DEVICE
- Publication number 20240355370
- Publication date Oct 24, 2024
- SK HYNIX INC.
- Sang Ho YUN
- G11 - INFORMATION STORAGE
Information Patent Application
DATA PATH SIGNAL AMPLIFICATION IN COUPLED SEMICONDUCTOR SYSTEMS
- Publication number 20240355371
- Publication date Oct 24, 2024
- Micron Technology, Inc.
- James Brian Johnson
- G11 - INFORMATION STORAGE
Information Patent Application
DYNAMIC SENSING LEVELS FOR NONVOLATILE MEMORY DEVICES
- Publication number 20240355368
- Publication date Oct 24, 2024
- Infineon Technologies, LLC
- Shivananda SHETTY
- G11 - INFORMATION STORAGE
Information Patent Application
Memory and Read Circuit Thereof
- Publication number 20240355369
- Publication date Oct 24, 2024
- ZHEJIANG HIKSTOR TECHNOLOGY CO., LTD.
- Haijun SUN
- G11 - INFORMATION STORAGE
Information Patent Application
TECHNIQUES TO MITIGATE MEMORY DIE MISALIGNMENT
- Publication number 20240347083
- Publication date Oct 17, 2024
- Micron Technology, Inc.
- Jie Yang
- G11 - INFORMATION STORAGE
Information Patent Application
DETERMINING READ VOLTAGE OFFSET IN MEMORY DEVICES
- Publication number 20240347084
- Publication date Oct 17, 2024
- Micron Technology, Inc.
- Robert W. Mason
- G11 - INFORMATION STORAGE
Information Patent Application
SIGNAL TRANSMISSION CIRCUIT AND MEMORY DEVICE INCLUDING THE SAME
- Publication number 20240347086
- Publication date Oct 17, 2024
- SK HYNIX INC.
- Chan Keun KWON
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE SUPPORTING PARALLEL COMPRESSION READ OPERATION AND ME...
- Publication number 20240347082
- Publication date Oct 17, 2024
- SK HYNIX INC.
- Chan Keun KWON
- G11 - INFORMATION STORAGE
Information Patent Application
DRAM INTERFACE MODE WITH IMPROVED CHANNEL INTEGRITY AND EFFICIENCY...
- Publication number 20240339137
- Publication date Oct 10, 2024
- Rambus Inc.
- Frederick A. Ware
- G11 - INFORMATION STORAGE
Information Patent Application
Tracking Circuitry and Memory Devices Including the Same
- Publication number 20240339141
- Publication date Oct 10, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Sanjeev Kumar Jain
- G11 - INFORMATION STORAGE
Information Patent Application
DIRECT MEMORY ACCESS (DMA) CIRCUIT AND OPERATION METHOD THEREOF
- Publication number 20240331746
- Publication date Oct 3, 2024
- SigmaStar Technology Ltd.
- Jian-Zhi Wang
- G11 - INFORMATION STORAGE
Information Patent Application
METHOD OF STORING DATA IN MEMORIES
- Publication number 20240331748
- Publication date Oct 3, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Win-San KHWA
- G11 - INFORMATION STORAGE
Information Patent Application
LOW-POWER MEMORY SYSTEM AND MEMORY CONTROLLER WITH COMPATIBILITY AN...
- Publication number 20240331744
- Publication date Oct 3, 2024
- SK HYNIX INC.
- Myung Jin JO
- G11 - INFORMATION STORAGE
Information Patent Application
SYSTEMS AND METHODS FOR FLEXIBLE BANK ADDRESSING IN DIGITAL COMPUTI...
- Publication number 20240331745
- Publication date Oct 3, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Haruki Mori
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY DEVICE FOR CONTROLLING A DATA OUTPUT ORDER AND AN OPERATING...
- Publication number 20240321381
- Publication date Sep 26, 2024
- Samsung Electronics Co., Ltd.
- Jiwon SEO
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR MEMORY DEVICE AND MEMORY SYSTEM
- Publication number 20240321382
- Publication date Sep 26, 2024
- KIOXIA Corporation
- Junji YAMADA
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUSES, SYSTEMS, AND METHODS FOR MANAGING METADATA STORAGE AT...
- Publication number 20240321328
- Publication date Sep 26, 2024
- Micron Technology, Inc.
- Sujeet Ayyapureddi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
High Speed Differential ROM
- Publication number 20240304223
- Publication date Sep 12, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Suresh Balasubramanian
- G11 - INFORMATION STORAGE
Information Patent Application
READING METHOD FOR A MEMORY
- Publication number 20240304224
- Publication date Sep 12, 2024
- STMicroelectronics International N.V.
- Christophe GONCALVES
- G11 - INFORMATION STORAGE
Information Patent Application
SYSTEMS AND METHODS FOR DUAL STANDBY MODES IN MEMORY
- Publication number 20240304228
- Publication date Sep 12, 2024
- EVERSPIN TECHNOLOGIES, INC.
- Syed M. ALAM
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY SYSTEM AND OPERATING METHOD OF THE SAME
- Publication number 20240282349
- Publication date Aug 22, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Tai-Hao Wen
- G06 - COMPUTING CALCULATING COUNTING

I/O lines read out arrangements

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Non-volatile memory circuit and method

Data storage with improved cache read

Multi-bitcell structure with shared read port

Multi-level cells, and related arrays, devices, systems, and methods

Early detection of compression status using inline metadata

Channel and sub-channel throttling for memory controllers

Adjustable memory cell reliability management

Memory device and operation method thereof

Drive strength calibration for multi-level signaling

Readout from memory cells subjected to perturbations in threshold v...

Integrated circuit comprising a non-volatile memory

Techniques for reducing DRAM power usage in performing read and wri...

Page buffer, memory device having page buffer, and method of operat...

Tracking the effects of voltage and temperature on a memory device...

Semiconductor memory device

Memory module with reduced read/write turnaround overhead

Matrix formation for performing computational operations in memory

Anti-fuse memory reading circuit with controllable reading time

Apparatus for determining memory cell data states

Apparatus and method for reading data based on a program status of...

Modification of a command timing pattern

Memory array with programmable number of filters

Single column select architecture for sense amplifier circuity

Semiconductor memory device

Receiver receiving multi-level signal, memory device including the...

Content addressable memory for large search words

Drift compensation for codewords in memory

Memory system

Skipping pages for weak wordlines of a memory device during pre-pro...

Synchronous input buffer control using a state machine

Patents Applicationslast 30 patents

SENSE AMPLIFIER APPLIED TO NON-VOLATILE MEMORY

MEMORY SYSTEM AND OPERATING METHOD OF MEMORY SYSTEM

METHODS AND SYSTEMS FOR IMPROVING READ AND WRITE OF MEMORY CELLS

CONTENTION-FREE DUAL-VOLTAGE LOGIC CELL

ERROR HANDLING DURING A MEMORY COMPACTION PROCESS

CONTENT ADDRESSABLE MEMORY FOR LARGE SEARCH WORDS

SEMICONDUCTOR MEMORY DEVICE

METHOD OF VOLTAGE CALIBRATION AND APPARATUS THEREOF, MEMORY AND MEM...

CONTROLLER, MEMORY SYSTEM AND OPERATING METHOD OF MEMORY SYSTEM

CONTROLLER, STORAGE DEVICE AND METHOD FOR OPERATING STORAGE DEVICE

DATA PATH SIGNAL AMPLIFICATION IN COUPLED SEMICONDUCTOR SYSTEMS

DYNAMIC SENSING LEVELS FOR NONVOLATILE MEMORY DEVICES

Memory and Read Circuit Thereof

TECHNIQUES TO MITIGATE MEMORY DIE MISALIGNMENT

DETERMINING READ VOLTAGE OFFSET IN MEMORY DEVICES

SIGNAL TRANSMISSION CIRCUIT AND MEMORY DEVICE INCLUDING THE SAME

MEMORY DEVICE SUPPORTING PARALLEL COMPRESSION READ OPERATION AND ME...

DRAM INTERFACE MODE WITH IMPROVED CHANNEL INTEGRITY AND EFFICIENCY...

Tracking Circuitry and Memory Devices Including the Same

DIRECT MEMORY ACCESS (DMA) CIRCUIT AND OPERATION METHOD THEREOF

METHOD OF STORING DATA IN MEMORIES

LOW-POWER MEMORY SYSTEM AND MEMORY CONTROLLER WITH COMPATIBILITY AN...

SYSTEMS AND METHODS FOR FLEXIBLE BANK ADDRESSING IN DIGITAL COMPUTI...

MEMORY DEVICE FOR CONTROLLING A DATA OUTPUT ORDER AND AN OPERATING...

SEMICONDUCTOR MEMORY DEVICE AND MEMORY SYSTEM

APPARATUSES, SYSTEMS, AND METHODS FOR MANAGING METADATA STORAGE AT...

High Speed Differential ROM

READING METHOD FOR A MEMORY

SYSTEMS AND METHODS FOR DUAL STANDBY MODES IN MEMORY

MEMORY SYSTEM AND OPERATING METHOD OF THE SAME