Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals

Industry

CPC
H04L7/0337

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

HELECTRICITY H04Electric communication H04LTRANSMISSION OF DIGITAL INFORMATION H04L7/00Arrangements for synchronising receiver with transmitter

Current Industry

H04L7/0337Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Reference clock switching in phase-locked loop circuits
- Patent number 12,160,497
- Issue date Dec 3, 2024
- Apple Inc.
- Hairong Yu
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Method and integrated circuit for clock recovery in an RFID tag
- Patent number 12,132,816
- Issue date Oct 29, 2024
- NXP B.V.
- Rainer Stadlmair
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Clock recovery with loop delay cancellation
- Patent number 12,095,894
- Issue date Sep 17, 2024
- CREDO TECHNOLOGY GROUP LIMITED
- Yasuo Hidaka
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
Dual digital phase lock loop with unmodulation coupling
- Patent number 12,015,414
- Issue date Jun 18, 2024
- RENESAS ELECTRONICS AMERICA INC.
- Menno Tjeerd Spijker
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
System and method of clock recovery with low phase-error for card e...
- Patent number 11,849,018
- Issue date Dec 19, 2023
- NXP B.V.
- Olivier Jérôme Célestin Jamin
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Receiver for removing intersymbol interference
- Patent number 11,824,702
- Issue date Nov 21, 2023
- SK Hynix Inc.
- Kwangho Lee
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
Phase-aligning multiple synthesizers
- Patent number 11,743,026
- Issue date Aug 29, 2023
- Anokiwave, Inc.
- Kartik Sridharan
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Efficient frequency detectors for clock and data recovery circuits
- Patent number 11,711,199
- Issue date Jul 25, 2023
- Samsung Display Co., Ltd.
- Valentin Abramzon
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Synchronising devices using clock signal delay estimation
- Patent number 11,650,619
- Issue date May 16, 2023
- Imagination Technologies Limited
- Ravichandra Giriyappa
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Data-driven phase detector element for phase locked loops
- Patent number 11,632,114
- Issue date Apr 18, 2023
- KANDOU LABS, S.A.
- Armin Tajalli
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Coarse equalizer adaptation and rate detection for high-speed retimers
- Patent number 11,621,715
- Issue date Apr 4, 2023
- Texas Instruments Incorporated
- Robin Gupta
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Equalizer circuit, method for sampling data and memory
- Patent number 11,595,234
- Issue date Feb 28, 2023
- Changxin Memory Technologies, Inc.
- Zhiqiang Zhang
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
Clock generator circuit and integrated circuit including the same
- Patent number 11,502,813
- Issue date Nov 15, 2022
- SK Hynix Inc.
- Ji Hwan Park
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Circuits and methods for detecting and unlocking edge-phase lock
- Patent number 11,477,059
- Issue date Oct 18, 2022
- RAMBUS INC.
- Nanyan Wang
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Trigger to data synchronization of gigahertz digital-to-analog conv...
- Patent number 11,469,876
- Issue date Oct 11, 2022
- Raytheon Company
- Joseph T. DeMarco
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
Method and apparatus for effectively providing TDD configuration in...
- Patent number 11,452,084
- Issue date Sep 20, 2022
- Samsung Electronics Co., Ltd.
- Sangbum Kim
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
Signaling system with adaptive timing calibration
- Patent number 11,405,174
- Issue date Aug 2, 2022
- RAMBUS INC.
- Bret G. Stott
- G11 - INFORMATION STORAGE
Information Patent Grant
Techniques for ephemeral messaging with a message queue
- Patent number 11,388,129
- Issue date Jul 12, 2022
- Meta Platforms, Inc.
- Matthew Steiner
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
Phase-aligning multiple synthesizers
- Patent number 11,296,860
- Issue date Apr 5, 2022
- Anokiwave, Inc.
- Kartik Sridharan
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Matrix phase interpolator for phase locked loop
- Patent number 11,245,402
- Issue date Feb 8, 2022
- KANDOU LABS, S.A.
- Armin Tajalli
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Data reception device and data transmission/reception device
- Patent number 11,212,074
- Issue date Dec 28, 2021
- SONY SEMICONDUCTOR SOLUTIONS CORPORATION
- Tomokazu Tanaka
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Efficient frequency detectors for clock and data recovery circuits
- Patent number 11,206,124
- Issue date Dec 21, 2021
- Samsung Display Co., Ltd.
- Valentin Abramzon
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Highly linear phase rotators with continuous rotation
- Patent number 11,201,723
- Issue date Dec 14, 2021
- Ciena Corporation
- Jerry Yee-Tung Lam
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Static clock calibration in physical layer device
- Patent number 11,165,553
- Issue date Nov 2, 2021
- Cadence Design Systems, Inc.
- Loren B. Reiss
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
High-speed signaling systems with adaptable pre-emphasis and equali...
- Patent number 11,165,613
- Issue date Nov 2, 2021
- RAMBUS INC.
- Jared L. Zerbe
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
Signaling system with adaptive timing calibration
- Patent number 11,115,179
- Issue date Sep 7, 2021
- RAMBUS INC.
- Bret G. Stott
- G11 - INFORMATION STORAGE
Information Patent Grant
Electronic device and operating method of electronic device
- Patent number 11,070,350
- Issue date Jul 20, 2021
- Samsung Electronics Co., Ltd.
- Woongki Min
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
Combined decision feedback equalizer and phase detector for clock d...
- Patent number 11,070,353
- Issue date Jul 20, 2021
- Diodes Incorporated
- Kwok Wing Choy
- G11 - INFORMATION STORAGE
Information Patent Grant
Phase control block for managing multiple clock domains in systems...
- Patent number 11,063,741
- Issue date Jul 13, 2021
- RAMBUS INC.
- Hae-Chang Lee
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Memory device and divided clock correction method thereof
- Patent number 11,056,158
- Issue date Jul 6, 2021
- Samsung Electronics Co., Ltd.
- Dong-Seok Kang
- G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

Information Patent Application
CLOCK CORRECTION METHOD AND CLOCK CORRECTION CIRCUIT
- Publication number 20240372695
- Publication date Nov 7, 2024
- REALTEK SEMICONDUCTOR CORPORATION
- Tien Ke HUANG
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
PASSIVE PHASE INTERPOLATOR
- Publication number 20240364493
- Publication date Oct 31, 2024
- Analog Devices, Inc.
- Narendra M.K. Rao
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
LOW POWER AND AREA CLOCK MONITORING CIRCUIT USING RING DELAY ARRANG...
- Publication number 20240340157
- Publication date Oct 10, 2024
- Kedar Rajpathak
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
CLOCK EDGE CORRECTING DEVICE AND OPERATING METHOD THEREOF
- Publication number 20240267197
- Publication date Aug 8, 2024
- Samsung Electronics Co., Ltd.
- Kyunghwan MIN
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
MULTI-DEVICE SYSTEM AND METHOD FOR PHASE ALIGNMENT OF DEVICES IN TH...
- Publication number 20240214177
- Publication date Jun 27, 2024
- Intel Corporation
- Daniel GRUBER
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CLOCK RECOVERY WITH LOOP DELAY CANCELLATION
- Publication number 20240187204
- Publication date Jun 6, 2024
- CREDO TECHNOLOGY GROUP LIMITED
- YASUO HIDAKA
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
DIGITAL TRANSMITTER FEATURING A 50%-LO SIGNED PHASE MAPPER
- Publication number 20240146503
- Publication date May 2, 2024
- Technische Universiteit Delft
- Mohammad Reza Beikmirza
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
REDUCING EYE ASYMMETRY CAUSED BY VOLTAGE VARIATION IN A CLOCK AND D...
- Publication number 20240121073
- Publication date Apr 11, 2024
- QUALCOMM Incorporated
- Jianwen YE
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
DUAL DIGITAL PHASE LOCK LOOP WITH UNMODULATION COUPLING
- Publication number 20240120924
- Publication date Apr 11, 2024
- Renesas Electronics America Inc.
- Menno Tjeerd Spijker
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
METHOD AND INTEGRATED CIRCUIT FOR CLOCK RECOVERY IN AN RFID TAG
- Publication number 20240113855
- Publication date Apr 4, 2024
- NXP B.V.
- Rainer Stadlmair
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MODULATING POWER CONSUMPTION FROM A POWER SOURCE THAT SUPPLIES A DA...
- Publication number 20240106624
- Publication date Mar 28, 2024
- MICROCHIP TECHNOLOGY INCORPORATED
- Herman Hok Man Leung
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
Reference Clock Switching in Phase-Locked Loop Circuits
- Publication number 20230388100
- Publication date Nov 30, 2023
- Apple Inc.
- Hairong Yu
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
RECEIVER FOR REMOVING INTERSYMBOL INTERFERENCE
- Publication number 20230208696
- Publication date Jun 29, 2023
- SK HYNIX INC.
- Kwangho LEE
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
DEVICE WITH LOW-POWER SYNCHRONIZING CIRCUITRY AND RELATED METHOD
- Publication number 20230062144
- Publication date Mar 2, 2023
- STMicroelectronics International N.V.
- Ankur BAL
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
SYSTEM AND METHOD OF CLOCK RECOVERY WITH LOW PHASE-ERROR FOR CARD E...
- Publication number 20220393851
- Publication date Dec 8, 2022
- NXP B.V.
- Olivier Jérôme Célestin Jamin
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PHASE-ALIGNING MULTIPLE SYNTHESIZERS
- Publication number 20220303112
- Publication date Sep 22, 2022
- Anokiwave, Inc.
- Kartik Sridharan
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
CIRCUITS AND METHODS FOR DETECTING AND UNLOCKING EDGE-PHASE LOCK
- Publication number 20220182267
- Publication date Jun 9, 2022
- Rambus Inc.
- Nanyan WANG
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
DATA-DRIVEN PHASE DETECTOR ELEMENT FOR PHASE LOCKED LOOPS
- Publication number 20220166434
- Publication date May 26, 2022
- Kandou Labs, SA
- Armin Tajalli
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
EFFICIENT FREQUENCY DETECTORS FOR CLOCK AND DATA RECOVERY CIRCUITS
- Publication number 20220109555
- Publication date Apr 7, 2022
- SAMSUNG DISPLAY CO., LTD.
- Valentin Abramzon
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
HIGH-SPEED SIGNALING SYSTEMS WITH ADAPTABLE PRE-EMPHASIS AND EQUALI...
- Publication number 20220103405
- Publication date Mar 31, 2022
- Rambus Inc.
- Jared L. Zerbe
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
EQUALIZER CIRCUIT, METHOD FOR SAMPLING DATA AND MEMORY
- Publication number 20220094576
- Publication date Mar 24, 2022
- CHANGXIN MEMORY TECHNOLOGIES, INC
- Zhiqiang ZHANG
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
CLOCK GENERATOR CIRCUIT AND INTEGRATED CIRCUIT INCLUDING THE SAME
- Publication number 20220078003
- Publication date Mar 10, 2022
- SK HYNIX INC.
- Ji Hwan PARK
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
SIGNALING SYSTEM WITH ADAPTIVE TIMING CALIBRATION
- Publication number 20220069975
- Publication date Mar 3, 2022
- Rambus Inc.
- Bret G. Stott
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
MATRIX PHASE INTERPOLATOR FOR PHASE LOCKED LOOP
- Publication number 20210320662
- Publication date Oct 14, 2021
- Kandou Labs SA
- Armin Tajalli
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
COMBINED DECISION FEEDBACK EQUALIZER AND PHASE DETECTOR FOR CLOCK D...
- Publication number 20210218544
- Publication date Jul 15, 2021
- Diodes Incorporated
- Kwok Wing Choy
- G11 - INFORMATION STORAGE
Information Patent Application
ELECTRONIC DEVICE AND OPERATING METHOD OF ELECTRONIC DEVICE
- Publication number 20210211266
- Publication date Jul 8, 2021
- Samsung Electronics Co., Ltd.
- Woongki MIN
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
EFFICIENT FREQUENCY DETECTORS FOR CLOCK AND DATA RECOVERY CIRCUITS
- Publication number 20210083839
- Publication date Mar 18, 2021
- SAMSUNG DISPLAY CO., LTD.
- Valentin Abramzon
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
SIGNALING SYSTEM WITH ADAPTIVE TIMING CALIBRATION
- Publication number 20210044417
- Publication date Feb 11, 2021
- Rambus Inc.
- Bret G. Stott
- G11 - INFORMATION STORAGE
Information Patent Application
METHODS AND APPARATUS FOR SYNCHRONIZING COMMUNICATION WITH A MEMORY...
- Publication number 20210027826
- Publication date Jan 28, 2021
- Rambus Inc.
- Scott C. Best
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PHASE-ALIGNING MULTIPLE SYNTHESIZERS
- Publication number 20210021402
- Publication date Jan 21, 2021
- Anokiwave, Inc.
- Kartik Sridharan
- H03 - BASIC ELECTRONIC CIRCUITRY

Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Reference clock switching in phase-locked loop circuits

Method and integrated circuit for clock recovery in an RFID tag

Clock recovery with loop delay cancellation

Dual digital phase lock loop with unmodulation coupling

System and method of clock recovery with low phase-error for card e...

Receiver for removing intersymbol interference

Phase-aligning multiple synthesizers

Efficient frequency detectors for clock and data recovery circuits

Synchronising devices using clock signal delay estimation

Data-driven phase detector element for phase locked loops

Coarse equalizer adaptation and rate detection for high-speed retimers

Equalizer circuit, method for sampling data and memory

Clock generator circuit and integrated circuit including the same

Circuits and methods for detecting and unlocking edge-phase lock

Trigger to data synchronization of gigahertz digital-to-analog conv...

Method and apparatus for effectively providing TDD configuration in...

Signaling system with adaptive timing calibration

Techniques for ephemeral messaging with a message queue

Phase-aligning multiple synthesizers

Matrix phase interpolator for phase locked loop

Data reception device and data transmission/reception device

Efficient frequency detectors for clock and data recovery circuits

Highly linear phase rotators with continuous rotation

Static clock calibration in physical layer device

High-speed signaling systems with adaptable pre-emphasis and equali...

Signaling system with adaptive timing calibration

Electronic device and operating method of electronic device

Combined decision feedback equalizer and phase detector for clock d...

Phase control block for managing multiple clock domains in systems...

Memory device and divided clock correction method thereof

Patents Applicationslast 30 patents

CLOCK CORRECTION METHOD AND CLOCK CORRECTION CIRCUIT

PASSIVE PHASE INTERPOLATOR

LOW POWER AND AREA CLOCK MONITORING CIRCUIT USING RING DELAY ARRANG...

CLOCK EDGE CORRECTING DEVICE AND OPERATING METHOD THEREOF

MULTI-DEVICE SYSTEM AND METHOD FOR PHASE ALIGNMENT OF DEVICES IN TH...

CLOCK RECOVERY WITH LOOP DELAY CANCELLATION

DIGITAL TRANSMITTER FEATURING A 50%-LO SIGNED PHASE MAPPER

REDUCING EYE ASYMMETRY CAUSED BY VOLTAGE VARIATION IN A CLOCK AND D...

DUAL DIGITAL PHASE LOCK LOOP WITH UNMODULATION COUPLING

METHOD AND INTEGRATED CIRCUIT FOR CLOCK RECOVERY IN AN RFID TAG

MODULATING POWER CONSUMPTION FROM A POWER SOURCE THAT SUPPLIES A DA...

Reference Clock Switching in Phase-Locked Loop Circuits

RECEIVER FOR REMOVING INTERSYMBOL INTERFERENCE

DEVICE WITH LOW-POWER SYNCHRONIZING CIRCUITRY AND RELATED METHOD

SYSTEM AND METHOD OF CLOCK RECOVERY WITH LOW PHASE-ERROR FOR CARD E...

PHASE-ALIGNING MULTIPLE SYNTHESIZERS

CIRCUITS AND METHODS FOR DETECTING AND UNLOCKING EDGE-PHASE LOCK

DATA-DRIVEN PHASE DETECTOR ELEMENT FOR PHASE LOCKED LOOPS

EFFICIENT FREQUENCY DETECTORS FOR CLOCK AND DATA RECOVERY CIRCUITS

HIGH-SPEED SIGNALING SYSTEMS WITH ADAPTABLE PRE-EMPHASIS AND EQUALI...

EQUALIZER CIRCUIT, METHOD FOR SAMPLING DATA AND MEMORY

CLOCK GENERATOR CIRCUIT AND INTEGRATED CIRCUIT INCLUDING THE SAME

SIGNALING SYSTEM WITH ADAPTIVE TIMING CALIBRATION

MATRIX PHASE INTERPOLATOR FOR PHASE LOCKED LOOP

COMBINED DECISION FEEDBACK EQUALIZER AND PHASE DETECTOR FOR CLOCK D...

ELECTRONIC DEVICE AND OPERATING METHOD OF ELECTRONIC DEVICE

EFFICIENT FREQUENCY DETECTORS FOR CLOCK AND DATA RECOVERY CIRCUITS

SIGNALING SYSTEM WITH ADAPTIVE TIMING CALIBRATION

METHODS AND APPARATUS FOR SYNCHRONIZING COMMUNICATION WITH A MEMORY...

PHASE-ALIGNING MULTIPLE SYNTHESIZERS