using a concurrent pipeline structrure

Industry

CPC
G06F13/1615

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G06Computing G06FELECTRICAL DIGITAL DATA PROCESSING G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units

Current Industry

G06F13/1615using a concurrent pipeline structrure

Industries

Patents Grantslast 30 patents

Information Patent Grant
Pseudo asynchronous multi-plane independent read
- Patent number 11,934,336
- Issue date Mar 19, 2024
- Yangtze Memory Technologies Co., Ltd.
- Xiaojiang Guo
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory device interface communicating with set of data bursts corre...
- Patent number 11,934,325
- Issue date Mar 19, 2024
- Luigi Pilolli
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Quasi-synchronous protocol for large bandwidth memory systems
- Patent number 11,893,239
- Issue date Feb 6, 2024
- Samsung Electronics Co., Ltd.
- Krishna T. Malladi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Low latency memory access
- Patent number 11,657,006
- Issue date May 23, 2023
- RAMBUS INC.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Arithmetic processor and arithmetic apparatus
- Patent number 11,561,694
- Issue date Jan 24, 2023
- Fujitsu Limited
- Yuji Kondo
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Adaptive memory access management
- Patent number 11,360,897
- Issue date Jun 14, 2022
- QUALCOMM Incorporated
- Jungwon Suh
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory-side transaction context memory interface systems and method...
- Patent number 11,354,246
- Issue date Jun 7, 2022
- Micron Technology, Inc.
- David Andrew Roberts
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory device interface communicating with set of data bursts corre...
- Patent number 11,347,663
- Issue date May 31, 2022
- Micron Technology, Inc.
- Luigi Pilolli
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Accelerating access to memory banks in a data storage system
- Patent number 11,194,733
- Issue date Dec 7, 2021
- Marvell Asia Pte, Ltd.
- Avi Haimzon
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Low latency memory access
- Patent number 11,132,307
- Issue date Sep 28, 2021
- RAMBUS INC.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory controller for storage device, storage device, control metho...
- Patent number 11,036,437
- Issue date Jun 15, 2021
- SK Hynix Inc.
- Chun-Shu Chen
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Host-based and client-based command scheduling in large bandwidth m...
- Patent number 10,908,820
- Issue date Feb 2, 2021
- Samsung Electronics Co., Ltd.
- Krishna T. Malladi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Gather-scatter cache architecture having plurality of tag and data...
- Patent number 10,896,141
- Issue date Jan 19, 2021
- Intel Corporation
- Jeffrey J. Cook
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory-side transaction context memory interface systems and method...
- Patent number 10,877,894
- Issue date Dec 29, 2020
- Micron Technology, Inc.
- David Andrew Roberts
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Processor cache with independent pipeline to expedite prefetch request
- Patent number 10,713,172
- Issue date Jul 14, 2020
- SHANGHAI ZHAOXIN SEMICONDUCTOR CO., LTD.
- Qianli Di
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Schedulers and scheduling methods related to memory systems
- Patent number 10,678,438
- Issue date Jun 9, 2020
- SK hynix Inc.
- Donggun Kim
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Quasi-synchronous protocol for large bandwidth memory systems
- Patent number 10,592,121
- Issue date Mar 17, 2020
- Samsung Electronics Co., Ltd.
- Krishna T. Malladi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Responding to snoop requests
- Patent number 10,579,526
- Issue date Mar 3, 2020
- ARM Limited
- Phanindra Kumar Mannava
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Technologies for providing I/O channel abstraction for accelerator...
- Patent number 10,579,547
- Issue date Mar 3, 2020
- Intel Corporation
- Susanne M. Balle
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Interconnect and method of handling supplementary data in an interc...
- Patent number 10,565,146
- Issue date Feb 18, 2020
- ARM Limited
- Andrew Brian Thomas Hopkins
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Interface for non-volatile memory
- Patent number 10,528,286
- Issue date Jan 7, 2020
- SanDisk Technologies LLC
- Ravindra Arjun Madpur
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Network-aware cache coherence protocol enhancement
- Patent number 10,402,327
- Issue date Sep 3, 2019
- Advanced Micro Devices, Inc.
- David A. Roberts
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Achieving high bandwidth on ordered direct memory access write stre...
- Patent number 10,380,020
- Issue date Aug 13, 2019
- International Business Machines Corporation
- Ekaterina M. Ambroladze
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Self-addressing memory
- Patent number 10,331,361
- Issue date Jun 25, 2019
- National Instruments Corporation
- Tai A. Ly
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Approach for chip-level flop insertion and verification based on lo...
- Patent number 10,303,626
- Issue date May 28, 2019
- Cavium, LLC
- Weihuang Wang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory system
- Patent number 10,180,796
- Issue date Jan 15, 2019
- SK Hynix Inc.
- Chang-Hyun Kim
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Coherent controller
- Patent number 10,152,435
- Issue date Dec 11, 2018
- Western Digital Technologies, Inc.
- Zvonimir Z. Bandic
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory system configured to avoid memory access hazards for LDPC de...
- Patent number 10,078,456
- Issue date Sep 18, 2018
- National Instruments Corporation
- Tai A. Ly
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Optimizing data transfers between heterogeneous memory arenas
- Patent number 9,971,710
- Issue date May 15, 2018
- Microsoft Technology Licensing, LLC
- Amit Kumar Agarwal
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Tightly-coupled distributed uncore coherent fabric
- Patent number 9,971,711
- Issue date May 15, 2018
- Intel Corporation
- Ramadass Nagarajan
- G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

Information Patent Application
MEMORY DEVICE INTERFACE COMMUNICATING WITH SET OF DATA BURSTS CORRE...
- Publication number 20240248859
- Publication date Jul 25, 2024
- Lodestar Licensing Group LLC
- Luigi Pilolli
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DATA PROCESSING DEVICE AND METHOD, AND RELATED PRODUCTS
- Publication number 20230367722
- Publication date Nov 16, 2023
- Shanghai Cambricon Information Technology Co., Ltd
- Siyuan HE
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
LOW LATENCY MEMORY ACCESS
- Publication number 20230297518
- Publication date Sep 21, 2023
- Rambus Inc.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY DEVICE INTERFACE WITH A DEDICATED PORTION FOR COMMAND PROCES...
- Publication number 20220283965
- Publication date Sep 8, 2022
- Micron Technology, Inc.
- Luigi Pilolli
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PSEUDO ASYNCHRONOUS MULTI-PLANE INDEPENDENT READ
- Publication number 20220147480
- Publication date May 12, 2022
- Yangtze Memory Technologies Co., Ltd.
- Xiaojiang GUO
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY DEVICE INTERFACE COMMUNICATING WITH SET OF DATA BURSTS CORRE...
- Publication number 20220129396
- Publication date Apr 28, 2022
- Micron Technology, Inc.
- Luigi Pilolli
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
BIT STREAM TRANSFORMATION IN PARALLEL DATA INTERFACES
- Publication number 20220066975
- Publication date Mar 3, 2022
- TEXAS INSTRUMENTS INCORPORATED
- Aravind GANESAN
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
LOW LATENCY MEMORY ACCESS
- Publication number 20220043758
- Publication date Feb 10, 2022
- Rambus Inc.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DEVICE AND METHOD FOR CONTROLLING MEMORY ACCESS IN PARALLEL PROCESS...
- Publication number 20220027290
- Publication date Jan 27, 2022
- ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE
- Kyeong-Eun HAN
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY-SIDE TRANSACTION CONTEXT MEMORY INTERFACE SYSTEMS AND METHODS
- Publication number 20210117327
- Publication date Apr 22, 2021
- Micron Technology, Inc.
- David Andrew Roberts
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
HOST-BASED AND CLIENT-BASED COMMAND SCHEDULING IN LARGE BANDWIDTH M...
- Publication number 20210117103
- Publication date Apr 22, 2021
- Samsung Electronics Co., Ltd.
- Krishna T. MALLADI
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Gather-Scatter Cache Architecture For Single Program Multiple Data...
- Publication number 20200310992
- Publication date Oct 1, 2020
- Intel Corporation
- Jeffrey J. Cook
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Accelerating Access to Memory Banks in a Data Storage System
- Publication number 20200272576
- Publication date Aug 27, 2020
- Marvell Asia Pte Ltd.
- Avi Haimzon
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY REQUEST CHAINING ON BUS
- Publication number 20200192842
- Publication date Jun 18, 2020
- ATI Technologies ULC
- Philip Ng
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
QUASI-SYNCHRONOUS PROTOCOL FOR LARGE BANDWIDTH MEMORY SYSTEMS
- Publication number 20200174676
- Publication date Jun 4, 2020
- Samsung Electronics Co., Ltd.
- Krishna T. Malladi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
LOW LATENCY MEMORY ACCESS
- Publication number 20190361820
- Publication date Nov 28, 2019
- RAMBUS INC.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
TECHNOLOGIES FOR PROVIDING I/O CHANNEL ABSTRACTION FOR ACCELERATOR...
- Publication number 20190138464
- Publication date May 9, 2019
- Intel Corporation
- Susanne M. Balle
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
QUASI-SYNCHRONOUS PROTOCOL FOR LARGE BANDWIDTH MEMORY SYSTEMS
- Publication number 20190079678
- Publication date Mar 14, 2019
- Samsung Electronics Co., Ltd.
- Krishna T. Malladi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
HIGH-BANDWIDTH, LOW-LATENCY, ISOCHORONOUS FABRIC FOR GRAPHICS ACCEL...
- Publication number 20190042487
- Publication date Feb 7, 2019
- Intel Corporation
- Lakshminarayana Pappu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ACHIEVING HIGH BANDWIDTH ON ORDERED DIRECT MEMORY ACCESS WRITE STRE...
- Publication number 20190018775
- Publication date Jan 17, 2019
- International Business Machines Corporation
- Ekaterina M. Ambroladze
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
APPLICATION PROCESSOR INCLUDING COMMAND CONTROLLER AND INTEGRATED C...
- Publication number 20180336147
- Publication date Nov 22, 2018
- Samsung Electronics Co., Ltd.
- Kyung-Koo Lee
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SCHEDULERS AND SCHEDULING METHODS RELATED TO MEMORY SYSTEMS
- Publication number 20180307411
- Publication date Oct 25, 2018
- SK HYNIX INC.
- Donggun Kim
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PROCESSOR CACHE WITH INDEPENDENT PIPELINE TO EXPEDITE PREFETCH REQUEST
- Publication number 20180307608
- Publication date Oct 25, 2018
- Shanghai Zhaoxin Semiconductor Co., Ltd.
- Qianli DI
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
RESPONDING TO SNOOP REQUESTS
- Publication number 20180225210
- Publication date Aug 9, 2018
- ARM Limited
- Phanindra Kumar MANNAVA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
NETWORK-AWARE CACHE COHERENCE PROTOCOL ENHANCEMENT
- Publication number 20180143905
- Publication date May 24, 2018
- Advanced Micro Devices, Inc.
- David A. Roberts
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
INTERFACE FOR NON-VOLATILE MEMORY
- Publication number 20180136878
- Publication date May 17, 2018
- SanDisk Technologies LLC
- Ravindra Arjun Madpur
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
COHERENT CONTROLLER
- Publication number 20170364459
- Publication date Dec 21, 2017
- WESTERN DIGITAL TECHNOLOGIES, INC.
- Zvonimir Z. Bandic
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY SYSTEM
- Publication number 20170109073
- Publication date Apr 20, 2017
- SK HYNIX INC.
- Chang-Hyun KIM
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
APPROACH FOR CHIP-LEVEL FLOP INSERTION AND VERIFICATION BASED ON LO...
- Publication number 20160291932
- Publication date Oct 6, 2016
- Xpliant
- Weihuang WANG
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Instruction and Logic for a Binary Translation Mechanism for Contro...
- Publication number 20160239438
- Publication date Aug 18, 2016
- Intel Corporation
- Petros Maniatis
- G06 - COMPUTING CALCULATING COUNTING

using a concurrent pipeline structrure

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Pseudo asynchronous multi-plane independent read

Memory device interface communicating with set of data bursts corre...

Quasi-synchronous protocol for large bandwidth memory systems

Low latency memory access

Arithmetic processor and arithmetic apparatus

Adaptive memory access management

Memory-side transaction context memory interface systems and method...

Memory device interface communicating with set of data bursts corre...

Accelerating access to memory banks in a data storage system

Low latency memory access

Memory controller for storage device, storage device, control metho...

Host-based and client-based command scheduling in large bandwidth m...

Gather-scatter cache architecture having plurality of tag and data...

Memory-side transaction context memory interface systems and method...

Processor cache with independent pipeline to expedite prefetch request

Schedulers and scheduling methods related to memory systems

Quasi-synchronous protocol for large bandwidth memory systems

Responding to snoop requests

Technologies for providing I/O channel abstraction for accelerator...

Interconnect and method of handling supplementary data in an interc...

Interface for non-volatile memory

Network-aware cache coherence protocol enhancement

Achieving high bandwidth on ordered direct memory access write stre...

Self-addressing memory

Approach for chip-level flop insertion and verification based on lo...

Memory system

Coherent controller

Memory system configured to avoid memory access hazards for LDPC de...

Optimizing data transfers between heterogeneous memory arenas

Tightly-coupled distributed uncore coherent fabric

Patents Applicationslast 30 patents

MEMORY DEVICE INTERFACE COMMUNICATING WITH SET OF DATA BURSTS CORRE...

DATA PROCESSING DEVICE AND METHOD, AND RELATED PRODUCTS

LOW LATENCY MEMORY ACCESS

MEMORY DEVICE INTERFACE WITH A DEDICATED PORTION FOR COMMAND PROCES...

PSEUDO ASYNCHRONOUS MULTI-PLANE INDEPENDENT READ

MEMORY DEVICE INTERFACE COMMUNICATING WITH SET OF DATA BURSTS CORRE...

BIT STREAM TRANSFORMATION IN PARALLEL DATA INTERFACES

LOW LATENCY MEMORY ACCESS

DEVICE AND METHOD FOR CONTROLLING MEMORY ACCESS IN PARALLEL PROCESS...

MEMORY-SIDE TRANSACTION CONTEXT MEMORY INTERFACE SYSTEMS AND METHODS

HOST-BASED AND CLIENT-BASED COMMAND SCHEDULING IN LARGE BANDWIDTH M...

Gather-Scatter Cache Architecture For Single Program Multiple Data...

Accelerating Access to Memory Banks in a Data Storage System

MEMORY REQUEST CHAINING ON BUS

QUASI-SYNCHRONOUS PROTOCOL FOR LARGE BANDWIDTH MEMORY SYSTEMS

LOW LATENCY MEMORY ACCESS

TECHNOLOGIES FOR PROVIDING I/O CHANNEL ABSTRACTION FOR ACCELERATOR...

QUASI-SYNCHRONOUS PROTOCOL FOR LARGE BANDWIDTH MEMORY SYSTEMS

HIGH-BANDWIDTH, LOW-LATENCY, ISOCHORONOUS FABRIC FOR GRAPHICS ACCEL...

ACHIEVING HIGH BANDWIDTH ON ORDERED DIRECT MEMORY ACCESS WRITE STRE...

APPLICATION PROCESSOR INCLUDING COMMAND CONTROLLER AND INTEGRATED C...

SCHEDULERS AND SCHEDULING METHODS RELATED TO MEMORY SYSTEMS

PROCESSOR CACHE WITH INDEPENDENT PIPELINE TO EXPEDITE PREFETCH REQUEST

RESPONDING TO SNOOP REQUESTS

NETWORK-AWARE CACHE COHERENCE PROTOCOL ENHANCEMENT

INTERFACE FOR NON-VOLATILE MEMORY

COHERENT CONTROLLER

MEMORY SYSTEM

APPROACH FOR CHIP-LEVEL FLOP INSERTION AND VERIFICATION BASED ON LO...

Instruction and Logic for a Binary Translation Mechanism for Contro...