using associative or pseudo-associative address translation means

Industry

CPC
G06F12/1027

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G06Computing G06FELECTRICAL DIGITAL DATA PROCESSING G06F12/00Accessing, addressing or allocating within memory systems or architectures

Current Industry

G06F12/1027using associative or pseudo-associative address translation means

Industries

Patents Grantslast 30 patents

Information Patent Grant
System and method for flushing data using mapping page ownership
- Patent number 12,360,917
- Issue date Jul 15, 2025
- Dell Products L.P.
- Oran Baruch
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Virtual memory subsystem and a one-level page table address transla...
- Patent number 12,360,913
- Issue date Jul 15, 2025
- King Fahd University of Petroleum & Minerals
- Muhamed Fawzi Mudawar
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Coalescing adjacent gather/scatter operations
- Patent number 12,360,774
- Issue date Jul 15, 2025
- Intel Corporation
- Andrew T. Forsyth
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Storage device supporting multi-namespace and method of operating t...
- Patent number 12,353,332
- Issue date Jul 8, 2025
- Samsung Electronics Co., Ltd.
- Sungjin Kim
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Pre-fetching address translation for computation offloading
- Patent number 12,353,333
- Issue date Jul 8, 2025
- Samsung Electronics Co., Ltd.
- Aditya Madhusudan Deshpande
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Performing instruction fetch pipeline synchronization (IFPS) in pro...
- Patent number 12,346,264
- Issue date Jul 1, 2025
- Ampere Computing LLC
- Bret Leslie Toll
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Renaming context identifiers in a processor
- Patent number 12,326,819
- Issue date Jun 10, 2025
- Apple Inc.
- John D. Pape
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods and apparatus to facilitate atomic operations in victim cache
- Patent number 12,321,284
- Issue date Jun 3, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Victim cache with write miss merging
- Patent number 12,321,285
- Issue date Jun 3, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Efficient retrieval of sensor data while ensuring atomicity
- Patent number 12,314,184
- Issue date May 27, 2025
- PONY AI INC.
- Pingfan Meng
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Software-hardware memory management modes
- Patent number 12,314,187
- Issue date May 27, 2025
- Texas Instruments Incorporated
- Timothy D. Anderson
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Data transfer encryption mechanism
- Patent number 12,306,767
- Issue date May 20, 2025
- Intel Corporation
- Marcin Andrzej Chrapek
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Inter operating system memory services over communication network c...
- Patent number 12,301,659
- Issue date May 13, 2025
- Micron Technology, Inc.
- Dmitri Yudanov
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Write merging on stores with different privilege levels
- Patent number 12,292,839
- Issue date May 6, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Accessing a cache based on an address translation buffer result
- Patent number 12,287,739
- Issue date Apr 29, 2025
- Advanced Micro Devices, Inc.
- Jagadish B. Kotra
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method for migrating CPU state from an inoperable core to a spare core
- Patent number 12,277,041
- Issue date Apr 15, 2025
- Oracle International Corporation
- James Lewis
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory array page table walk
- Patent number 12,277,067
- Issue date Apr 15, 2025
- Perry V. Lea
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Dynamic management of larger pages during runtime
- Patent number 12,277,066
- Issue date Apr 15, 2025
- International Business Machines Corporation
- Dong Hui Liu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Adaptive configuration of address translation cache
- Patent number 12,277,068
- Issue date Apr 15, 2025
- Mellanox Technologies, Ltd.
- Gal Shalom
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Hybrid victim cache and write miss buffer with fence operation
- Patent number 12,265,477
- Issue date Apr 1, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Translating virtual memory addresses to physical memory addresses
- Patent number 12,265,475
- Issue date Apr 1, 2025
- MIPS Tech, LLC
- James Robinson
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods and apparatus for multi-banked victim cache with dual datapath
- Patent number 12,259,826
- Issue date Mar 25, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Virtual memory management method and apparatus supporting physical...
- Patent number 12,259,823
- Issue date Mar 25, 2025
- Beijing ESWIN Computing Technology Co., Ltd.
- Weijie Chen
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
System for address mapping and translation protection
- Patent number 12,253,958
- Issue date Mar 18, 2025
- Intel Corporation
- Ravi L. Sahita
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Management of IOMMU TLB entries for compute units of a SIMD process...
- Patent number 12,248,406
- Issue date Mar 11, 2025
- ALIBABA (CHINA) CO., LTD.
- Lide Duan
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Paging in thin-provisioned disaggregated memory
- Patent number 12,242,376
- Issue date Mar 4, 2025
- Microsoft Technology Licensing, LLC
- Siamak Tavallaei
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
PC-based memory permissions
- Patent number 12,242,396
- Issue date Mar 4, 2025
- Apple Inc.
- Jeffry E. Gonion
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
LBAT bulk update
- Patent number 12,235,764
- Issue date Feb 25, 2025
- Micron Technology, Inc.
- Steven R. Narum
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Processors, methods, systems, and instructions to protect shadow st...
- Patent number 12,229,453
- Issue date Feb 18, 2025
- Intel Corporation
- Vedvyas Shanbhogue
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Information translation device, method, system and computer readabl...
- Patent number 12,228,919
- Issue date Feb 18, 2025
- Industrial Technology Research Institute
- Yang-Ching Feng
- G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

Information Patent Application
MEMORY ARRAY PAGE TABLE WALK
- Publication number 20250231885
- Publication date Jul 17, 2025
- Lodestar Licensing Group LLC
- Perry V. Lea
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
INTEGRATED SUPERCONDUCTING MEMORY AND LOGIC PIPELINES
- Publication number 20250231886
- Publication date Jul 17, 2025
- William Robert Reohr
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
HYBRID VICTIM CACHE AND WRITE MISS BUFFER WITH FENCE OPERATION
- Publication number 20250225083
- Publication date Jul 10, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen BHORIA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Adaptive Configuration of Address Translation Cache
- Publication number 20250217302
- Publication date Jul 3, 2025
- MELLANOX TECHNOLOGIES, LTD.
- Gal Shalom
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Translation Barrier Instruction
- Publication number 20250217207
- Publication date Jul 3, 2025
- Apple Inc.
- Jeff Gonion
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PROCESSORS, METHODS, SYSTEMS, AND INSTRUCTIONS TO USE DATA OBJECT E...
- Publication number 20250217291
- Publication date Jul 3, 2025
- Intel Corporation
- David M. Durham
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CONTROLLER FOR AN ARRAY OF DATA PROCESSING ENGINES
- Publication number 20250208907
- Publication date Jun 26, 2025
- Xilinx, Inc.
- Juan J. NOGUERA SERRA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
COLD/HOT PHYSICAL PAGE IDENTIFICATION METHOD AND APPARATUS, CHIP, A...
- Publication number 20250208996
- Publication date Jun 26, 2025
- Huawei Technologies Co., Ltd
- Yao Jin
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
APPARATUS AND METHOD FOR REMOTE VIRTUAL TO PHYSICAL ADDRESS TRANSLA...
- Publication number 20250199962
- Publication date Jun 19, 2025
- Intel Corporation
- Scott CLINE
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY ACCESS METHOD AND INPUT/OUTPUT MEMORY MANAGEMENT UNIT
- Publication number 20250199963
- Publication date Jun 19, 2025
- CLOUD INTELLIGENCE ASSETS HOLDING (SINGAPORE) PRIVATE LIMITED
- Kaijie GUO
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY DEVICE AND SYSTEM FOR PERFORMING ADDRESS TRANSLATION
- Publication number 20250190361
- Publication date Jun 12, 2025
- Samsung Electronics Co., Ltd.
- MAKSIM OSTAPENKO
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHODS AND APPARATUS FOR MULTI-BANKED VICTIM CACHE WITH DUAL DATAPATH
- Publication number 20250190368
- Publication date Jun 12, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ACCESS STATE FOR PAGE TABLE ENTRIES
- Publication number 20250190363
- Publication date Jun 12, 2025
- ARM Limited
- Jean-Philippe BRUCKER
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
READ-AS-X PROPERTY FOR PAGE OF MEMORY ADDRESS SPACE
- Publication number 20250181515
- Publication date Jun 5, 2025
- ARM Limited
- Graeme Peter Barnes
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
NON-UNIFORM ALLOCATION OF SYMMETRIC MEMORY IN PARALLEL PROGRAMS
- Publication number 20250156314
- Publication date May 15, 2025
- NVIDIA Corporation
- Akhil Langer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Speculative Address Translation Service Requests
- Publication number 20250147898
- Publication date May 8, 2025
- Western Digital Technologies, Inc.
- Shay Benisty
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Fine Grain Data Migration to or from Borrowed Memory
- Publication number 20250147897
- Publication date May 8, 2025
- Micron Technology, Inc.
- Dmitri Yudanov
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Processing of Data Synchronization Barrier Instructions
- Publication number 20250147767
- Publication date May 8, 2025
- Apple Inc.
- Madhu Sudan Hari
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
AGGRESSIVE WRITE FLUSH SCHEME FOR A VICTIM CACHE
- Publication number 20250139019
- Publication date May 1, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen BHORIA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PERFORMING INSTRUCTION FETCH PIPELINE SYNCHRONIZATION (IFPS) IN PRO...
- Publication number 20250130953
- Publication date Apr 24, 2025
- Ampere Computing LLC
- Bret Leslie Toll
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
COMPUTATIONAL STORAGE DEVICE AND DATA PROCESSING SYSTEM INCLUDING C...
- Publication number 20250130954
- Publication date Apr 24, 2025
- SK HYNIX INC.
- Soo Jin KIM
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
System and Method for Flushing Data using Mapping Page Ownership
- Publication number 20250123970
- Publication date Apr 17, 2025
- Dell Products L.P.
- Oran Baruch
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY SYSTEM INCLUDING NONVOLATILE MEMORY AND METHOD OF CONTROLLIN...
- Publication number 20250117325
- Publication date Apr 10, 2025
- KIOXIA Corporation
- Shinichi KANNO
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
NON-STALLING, NON-BLOCKING TRANSLATION LOOKASIDE BUFFER INVALIDATION
- Publication number 20250117338
- Publication date Apr 10, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Daniel Brad WU
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ATOMIC COMPARE AND SWAP IN A COHERENT CACHE SYSTEM
- Publication number 20250117340
- Publication date Apr 10, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PRE-FETCHING ADDRESS TRANSLATION FOR COMPUTATION OFFLOADING
- Publication number 20250117337
- Publication date Apr 10, 2025
- Samsung Electronics Co., Ltd.
- Aditya Madhusudan DESHPANDE
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CACHE VIRTUALIZATION
- Publication number 20250110893
- Publication date Apr 3, 2025
- ADVANCED MICRO DEVICES, INC.
- John Szeto
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
REMOTE ACCELERATION FOR DATA DEPENDENT ADDRESS CALCULATION
- Publication number 20250110877
- Publication date Apr 3, 2025
- ADVANCED MICRO DEVICES, INC.
- William L. Walker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MICROARCHITECTURE AND INSTRUCTION SET ARCHITECTURE EXTENSIONS FOR E...
- Publication number 20250103509
- Publication date Mar 27, 2025
- Intel Corporation
- Ramya Prabhu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ZERO LATENCY PREFETCHING IN CACHES
- Publication number 20250103503
- Publication date Mar 27, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Oluleye Olorode
- G06 - COMPUTING CALCULATING COUNTING

using associative or pseudo-associative address translation means

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

System and method for flushing data using mapping page ownership

Virtual memory subsystem and a one-level page table address transla...

Coalescing adjacent gather/scatter operations

Storage device supporting multi-namespace and method of operating t...

Pre-fetching address translation for computation offloading

Performing instruction fetch pipeline synchronization (IFPS) in pro...

Renaming context identifiers in a processor

Methods and apparatus to facilitate atomic operations in victim cache

Victim cache with write miss merging

Efficient retrieval of sensor data while ensuring atomicity

Software-hardware memory management modes

Data transfer encryption mechanism

Inter operating system memory services over communication network c...

Write merging on stores with different privilege levels

Accessing a cache based on an address translation buffer result

Method for migrating CPU state from an inoperable core to a spare core

Memory array page table walk

Dynamic management of larger pages during runtime

Adaptive configuration of address translation cache

Hybrid victim cache and write miss buffer with fence operation

Translating virtual memory addresses to physical memory addresses

Methods and apparatus for multi-banked victim cache with dual datapath

Virtual memory management method and apparatus supporting physical...

System for address mapping and translation protection

Management of IOMMU TLB entries for compute units of a SIMD process...

Paging in thin-provisioned disaggregated memory

PC-based memory permissions

LBAT bulk update

Processors, methods, systems, and instructions to protect shadow st...

Information translation device, method, system and computer readabl...

Patents Applicationslast 30 patents

MEMORY ARRAY PAGE TABLE WALK

INTEGRATED SUPERCONDUCTING MEMORY AND LOGIC PIPELINES

HYBRID VICTIM CACHE AND WRITE MISS BUFFER WITH FENCE OPERATION

Adaptive Configuration of Address Translation Cache

Translation Barrier Instruction

PROCESSORS, METHODS, SYSTEMS, AND INSTRUCTIONS TO USE DATA OBJECT E...

CONTROLLER FOR AN ARRAY OF DATA PROCESSING ENGINES

COLD/HOT PHYSICAL PAGE IDENTIFICATION METHOD AND APPARATUS, CHIP, A...

APPARATUS AND METHOD FOR REMOTE VIRTUAL TO PHYSICAL ADDRESS TRANSLA...

MEMORY ACCESS METHOD AND INPUT/OUTPUT MEMORY MANAGEMENT UNIT

MEMORY DEVICE AND SYSTEM FOR PERFORMING ADDRESS TRANSLATION

METHODS AND APPARATUS FOR MULTI-BANKED VICTIM CACHE WITH DUAL DATAPATH

ACCESS STATE FOR PAGE TABLE ENTRIES

READ-AS-X PROPERTY FOR PAGE OF MEMORY ADDRESS SPACE

NON-UNIFORM ALLOCATION OF SYMMETRIC MEMORY IN PARALLEL PROGRAMS

Speculative Address Translation Service Requests

Fine Grain Data Migration to or from Borrowed Memory

Processing of Data Synchronization Barrier Instructions

AGGRESSIVE WRITE FLUSH SCHEME FOR A VICTIM CACHE

PERFORMING INSTRUCTION FETCH PIPELINE SYNCHRONIZATION (IFPS) IN PRO...

COMPUTATIONAL STORAGE DEVICE AND DATA PROCESSING SYSTEM INCLUDING C...

System and Method for Flushing Data using Mapping Page Ownership

MEMORY SYSTEM INCLUDING NONVOLATILE MEMORY AND METHOD OF CONTROLLIN...

NON-STALLING, NON-BLOCKING TRANSLATION LOOKASIDE BUFFER INVALIDATION

ATOMIC COMPARE AND SWAP IN A COHERENT CACHE SYSTEM

PRE-FETCHING ADDRESS TRANSLATION FOR COMPUTATION OFFLOADING

CACHE VIRTUALIZATION

REMOTE ACCELERATION FOR DATA DEPENDENT ADDRESS CALCULATION

MICROARCHITECTURE AND INSTRUCTION SET ARCHITECTURE EXTENSIONS FOR E...

ZERO LATENCY PREFETCHING IN CACHES